
MICROPROCESSOR CONTROLLER HITH NONVOLATILE MEMORY IMPLEMENTATION(U) NAVAL POSTGRADUATE SCHOOL MONTEREY CA J H HALLIN DEC 85 AD-A164 152 1/2 F/G 9/2 NL UNCLASSIFIED



MICROCOPY RESOLUTION TEST CHART

NAVAL POSTGRADUATE SCHOOL Monterey, California





THESIS

MICROPROCESSOR CONTROLLER WITH NONVOLATILE MEMORY IMPLEMENTATION

by

Jay Weston Wallin

December 1985

Thesis Advisor:

R. Panholzer

Approved for public release; distribution is unlimited.

OTIC FILE COPY

86 2 14 035

SECTIBITY	CLASSIFICA	TION OF	THIS PAGE

AD-A164 152

	REPORT DOCUM	MENTATION	PAGE		
TA REPORT SECURITY CLASSIFICATION UNCLASSIFIED		16. RESTRICTIVE	MARKINGS		
2a SECURITY CLASSIFICATION AUTHORITY		3 DISTRIBUTION			
2b. DECLASSIFICATION/DOWNGRADING SCHEDU	LE	Approved distribut			
		5 110111700116	225111747501	OCCOUNT AND	1050(5)
4 PERFORMING ORGANIZATION REPORT NUMBE	R(S)	5. MONITORING	ORGANIZATION	REPORT NU	WREK(2)
6a. NAME OF PERFORMING ORGANIZATION	6b. OFFICE SYMBOL (If applicable)	7a. NAME OF M	ONITORING ORG	ANIZATION	
Naval Postgraduate School	62	Naval Pos	stgraduate	e Schoo	01
6c. ADDRESS (City, State, and ZIP Code)		7b. ADDRESS (Cit	ty, State, and ZII	P Code)	
Monterey, California 9.	3943-5100	Monterey	, Califo	rnia	93943-5100
Ba. NAME OF FUNDING/SPONSORING ORGANIZATION	8b. OFFICE SYMBOL (If applicable)	9. PROCUREMEN	T INSTRUMENT I	DENTIFICATION	ON NUMBER
8c. ADDRESS (City, State, and ZIP Code)	<u></u>	10. SOURCE OF	FUNDING NUMBE	RS	
		PROGRAM ELEMENT NO	PROJECT NO	TASK NO.	WORK UNIT
		ELEMENT NO.	INO.	NO.	ACCESSION NO
11 TITLE (Include Security Classification)		<u> </u>	<u></u>	ــــــــــــــــــــــــــــــــــــــ	
MICROPROCESSOR CONTROLLER	WITH NONVOLA	TILE MEMOR	RY IMPLEM	ENTATIO	ON
12 PERSONAL AUTHOR(S)	T-7				
Wallin, Jay		14. DATE OF REPO	ORT /Veer Month	Dayl 15	PAGE COUNT
Master's Thesis FROM	TO	1985 Dece	ember	, 30,,	130
'6 SUPPLEMENTARY NOTATION					
17 COSATI CODES	18. SUBJECT TERMS (C	Continue on revers	e if necessary ar	nd identify b	by block number)
F.ELD GROUP SUB-GROUP	Microproces	sor Contro	oller; Bul	oble Me	emory;
	NSC800				
'9 ABSTRACT (Continue on reverse if necessary	and identify by block n	number)			
program, a small controller with structed and to availability, components have semiconductor of timers. Other digital convertions of EPROM System. The general convertions of the semiconductor of the	h nonvolatile ested. Becau Complementary e been used. NSC800 CPU al features incter, a real t	icient, lo memory hase of limi Metal-Oxi The controng with the lude a 16 ime clock, the Intel of the co	ow power nas been de ted batte de Semico coller use chree NSC channel a local me BPK 72 Buntroller	micropresigned ery powonducto es the 310A RA analogemory iubble Mallows	rocessor I, con- Ver Or (CMOS) National AM-I/O- -to- In the Memory
20 DISTRIBUTION / AVAILABILITY OF ABSTRACT DUNCLASSIFIED/UNLIMITED DISAME AS R	RPT. DTIC USERS	21 ABSTRACT SE		CATION	
22a NAME OF RESPONSIBLE INDIVIDUAL	(P) 1 1 1 1 1 1 1 1 1	unclassi	.iieu		

be reprogrammed and utilized in a variety of applications. Prior thesis research by Captain Mike Snyder, U.S. Army, using the NSC888 Self-Contained NSC800 Evaluation System [Ref. 1] has been expanded upon in this thesis project.



Access	ion For	
NTIS	GRA&I	H
Danc I	AB	
Uenno		
Juitif	ication_	
:		·
Bv		
Distri	hution/	
Avail	45 (111) v	Codes
	and and	./or
Dist	Cp001=1	
A 1	i	
41	į	
/ ' '		

Approved for public release; distribution is unlimited.

Microprocessor Controller with Nonvolatile Memory Implementation

by

Jay Weston Wallin Lieutenant, United States Navy B.S., United States Naval Academy, 1979

Submitted in partial fullfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL December, 1985

Author:	Janu Walle
	Jay Weston Wallin
Approved by:	Roulidjen
	R. Panholzer, Thesis Advisor
	Chin-Jazza Vee
	C.H. Lee, Second Reader
	Danett Rie
	H.B. Rigas, Chairman, Department of
	Electrical and Computer Engineering
	- An Difer
	J.N. Dyer / Dean of Science
	and Engineering

ABSTRACT

いることがあることである。 これがない はいしょうしょう

program, a small, self-sufficient, low power microprocessor controller with nonvolatile memory has been designed, constructed and tested. Because of limited battery power availability, Complementary Metal-Oxide Semiconductor (CMSS) components have been used. The controller uses the National Semiconductor NSC300 CPU along with three NSC310A RAM-I and Timers. Other features include a 16 channel analog-tom digital converter, a real time clock, local memory in the form of EPROM and RAM, and the Intel BPK 72 Bubble Memory System. The general nature of the controller allows at to be reprogrammed and utilized in a variety of application.

Prior thesis research by Captain Mike Snyder, U.S. Arty, using the NSC338 Self-Contained NSC300 Evaluation System.

TABLE OF CONTENTS

I.	BACI	KGROUND AND INTRODUCTION	1 1
	A.	GETAWAY SPECIAL (GAS) PROGRAM	1 1
	В.	WHAT PROMPTED SPACE PROJECT	1 1
	c.	GENERAL REQUIREMENTS OF GAS EXPERIMENT	12
	D.	UNIQUE REQUIREMENTS ASSOCIATED WITH EXPERIMENT	13
II.	HAR	DWARE SELECTION	17
	A.	MICROPROCESSOR SYSTEM	17
		1. NSC800	17
		2. NSC810A	24
	B.	BUBBLE MEMORY	31
	c.	ANALOG-TO-DIGITAL CONVERTER	36
	D.	UART	43
	E.	REAL TIME CLOCK	51
	F.	STATIC RAM	58
	G.	EPROM UTILIZATION	62
III.	LAN	GUAGE SELECTION	64
IV.	CON'	TROLLER SYSTEM DESIGN	66
ν.	GEN	ERAL SYSTEM LAYOUT AND CONSTRUCTION	74
VI.	SOF	TWARE FLOWCHART AND DRIVER DEVELOPMENT	78
	A.	BUBBLE MEMORY CONTROL	78
	В.	REAL TIME CLOCK	81
	c.	CONFIGURING THE I/O PORTS	86
	D	ANALOG-TO-DIGITAL CONVEDTED	9.2

	Ξ.	UAR	T.	•	•	•	•	•	•		•	٠	•	•	•	•	٠	•	•	•	•	92
VII.	CON	clus	ION	IS	•			•				•	•		•	•				•		96
APPEND	XI	A:	CON	ITRO	LL	ER	CII	RCU	ΙT	DI	AG	RAM	l			•	•			•		98
APPEND	XIC	В:	CON	ITRO	LL.	ER	so	JRC	E	COE	Œ	•	•	•	•	•	•	•	•	•	. 1	01
LIST C	FR	EFER	ENC	ES								•				•			•		. 1	27
TNITTA	ת ז	тетр	TPI	መፐር	NT .		יתי														,	20

LIST OF TABLES

• •	STATUS BITS AND SYSTEM OPERATION	٠	•	•	٠	٠	•	٠	•	•	
2.	BUBBLE SYSTEM PORT ASSIGNMENTS .	•		•		•	•	•		•	٠,
3.	A-TO-D CONVERTER PORT ASSIGNMENTS	•		•		•		•	•		37
4.	UART PORT ASSIGNMENTS	•		•	•	•	•	•	•		
ō.	UART DATA FORMATS						•				÷ .
6.	BCD REAL TIME CLOCK FORMATS		•			•		•			ξ.
7.	REAL TIME CLOCK PORT ASSIGNMENTS	•		•	٠				•		<u> </u>
₹.	BUBBLE COMMAND SUMMARY	•			•						-
Э.	NSC310A NO.1 PORT ASSIGNMENTS				•		•	•	•		- ت
10.	NSC310A NO.2 PORT ASSIGNMENTS			•			•	•	•		.ź.,
11.	NSC810A NO.3 PORT ASSIGNMENTS										33

LIST OF FIGURES

1.	Launch and Return Conditions	•	•	•	•	1 4
2.	NSC800 Block Diagram	•	•	•		18
3.	NSC800 Chip Pinout	•	•	•	•	20
4.	NSC800 Oscillator Circuitry	•		•		22
5.	Lower Address Latch Circuitry	•	•		•	23
6.	NSC810A Block Diagram			•		25
7.	NSC810A Chip Pinout	•	•	•	•	27
8.	Example of Bit-Set and Bit-Clear Operation		•	•	•	29
9.	Mode Definition Configurations	•	•		•	30
10.	Bubble System Component Layout	•		•	•	33
11.	Bubble System Block Diagram	•	•	•	•	34
12.	Analog-to-Digital Converter Block Diagram .		•		•	38
13.	Analog-to-Digital Converter Chip Pinout	•	•		•	39
14.	256R Ladder Network		•	•	•	41
15.	Ratiometric Equation	•		•		42
16.	UART Block Diagram		•	•	•	45
17.	UART Chip Pinout	•				46
18.	UART Transmit and Receive Line Drivers					5 1
19.	UART-to-Dumb Terminal RS-232 Interface					52
20.	Real Time Clock Block Diagram					56
21.	Real Time Clock Chip Pinout	•	•	•	•	57
22.	Real Time Clock Oscillator Circuitry					59
23.	Static Ram Chip Pinout					60

24.	Static Ram Truth Table	•	•	61
25.	EPROM Chip Pinout			63
26.	Controller Data, Address, and Control Paths	•	•	68
27.	Controller I/O Map	•	•	69
28.	Controller Component Decoder	•	•	70
29.	Data Bus Direction Circuitry		•	71
30.	Controller Memory Map	•	•	72
31.	Memory Decode Circuitry	•	•	73
32.	Controller Interface with the A-to-D Converter			74
33.	Controller Wirewrap Board Layout			76
34.	Polled Operation Command Execution Flowchart .	•		82
35.	Polled Operation Data Transfer Flowchart	•		83
36.	Interrupt Register Format	•	•	85
37.	Mode Definition Register Byte Assignments	•		90
38.	A and C Port Strobed Mode Configurations		•	91
39.	Real Time Clock Timer Modes	•		93
40.	NSC810A Square Wave Output			94

A THOWLESOMENT

I wish here to express my thanks to John Glenn and David Rigmaiden for their technical support. I also would like to thank Mike Reid for his help in thesis documentation.

I. BACKGROUND AND INTRODUCTION

A. GETAWAY SPECIAL (GAS) PROGRAM

The Space Shuttle transportation system further opens the frontier of space for educational, scientific, and industrial purposes. This is the result of a relatively low cost space vehicle and its variable payload. In 1976 NASA responded to the needs of the scientific, educational and industrial community, and established the Get Away Special (GAS) program. Under this program, free space in the shuttle's cargo bay, following the scheduling of primary payloads, is assigned to self-contained GAS experiments, thus increasing the number of government and civilian experiments possible. Hopefully, the knowledge gained will be applicable to future GAS projects.

B. WHAT PROMPTED SPACE PROJECT

On early missions, Space Shuttle cargo bay experiments were plagued by minor crystalline and circuit board breakage. The causes of this damage were not positively identified and were attributed to factors ranging from low frequency structural resonance in the cargo bay to outgassing through cargo bay vents during launch. In an attempt to further isolate the causes of this breakage, the GAS experiment, which this controller supports, will collect

acoustic data near a suspect vent during launch. In order to establish a baseline for later analysis, a sound signature of the shuttle bay will be taken prior to launch. The controller will insure that these measurements and other events are performed in the correct sequence.

C. GENERAL REQUIREMENTS OF GAS EXPERIMENT

The GAS general requirements, as described in the <u>Get</u>

<u>Away Special (GAS) Small Self-Contained Payloads</u>

<u>Experimenter Handbook [Ref. 2]</u> will be expanded upon in the following discussion. The requirements concern the three functional areas: self containment, safety, and shuttle environment.

GAS experiments must deliver their own power within the enclosure provided. This self containment necessitates some type of internal power distribution and a minimum or power consumption. All system control during the lifetime of the experiment is also provided inside the GAS container. Experiment initiation is the only exception. Any data retrieval and storage must be done within the container.


All components utilized in the experiment must be of safe construction and not pose any risk of damaging the shuttle or any other experiment. The controller can actually improve experiment safety by identifying possible electrical faults and isolating them.

An understanding of the shuttle environment is necessary to ensure proper system component utilization and construction. The environmental effects during launch and return can be grouped into four general areas: acoustics, random vibration, acceleration and temperature. As reported in the Experimenter's Handbook, the primary environmental effects to be considered are random vibration and acceleration. These launch and return conditions are presented in Figure 1. Thermal considerations are of lesser importance, due to enclosure insulation and the short duration of the experiment, but are worthy of mention. Temperature can have an effect if component tolerances are excessively temperature dependent. One heat source to consider is the shuttle bay environment while the experiment is waiting for launch and during the flight. Another heat source is the temperature due to controller system power dissipation. The system's primary CMOS construction renders this less important.

D. UNIQUE REQUIREMENTS ASSOCIATED WITH EXPERIMENT

First and foremost is the requirement of self sufficiency. The controller's central processor must have the capacity to control all aspects of system operation. As was mentioned in the previous chapter, the power requirements of the experiment must be contained within the enclosure provided. With a limited amount of room to hold overall system power, a number of unique approaches must be incorporated.

SHUTTLE ENVIRONMENT RANDOM



Accelerations
Quagi-Steady State
Limit Load Factors

Across Container Axis = +6.0 g/sAlong Container Axis = +10.0 g/s

Overall Root Mean Squared Random Vibration Level is 12.9 g's Figure 1. Launch and Return Conditions

The most obvious power saving technique is the use of CMOS devices wherever possible. Therefore, the microprocessor used for the controller and its supporting components should be of CMOS type. Next, by reducing the clock frequency, the power dissipated in the system will be reduced proportionally. The use of power-down features can also significantly reduce system power consumption. With the inclusion of a power-down operation, a real time reference is required to ensure that the system is powered up at the right moment.

The need for multiple unit control is apparent in the GAS experiment. With all system controls internal, the jobs of experiment initiation, system status and record keeping fall on the microprocessor and its supporting components. A real time clock is necessary to turn devices on and off at specific instances, and to control the duration of the experiment. Multiple unit control also means multiple paths to and from various components. These multiple paths equate to an extended number of input and output ports on the controller microprocessor system. An analog-to-digital interface must be available to monitor system functions such as temperature and bus voltage. The number of sensors monitored determine the number of channels utilized.

Finally the question of reliability must be looked at.

With the experiment controlled completely within the GAS

canister, some degree of feedback is required to insure that
the system is operating properly. For instance, when an


experiment is powered up, indications to that effect should be returned to the microprocessor. Error detection and correction should also be addressed.

II. HARDWARE SELECTION

A. MICROPROCESSOR SYSTEM

1. NSC800

Controller operation is based on the National Semiconductor's NSC800 family. The NSC800's block diagram is provided in Figure 2. The following discussion is a summary of the features that made this selection attractive. More detailed information on the NSC800's operation is found in the associated data sheet [Ref. 3]. The first advantage in using this microprocessor is its CMOS construction. As previously mentioned, the environment in which the controller will be operating necessitates low power usage. Another feature that makes the NSC800 a viable microprocessor for the controller is the Z-80 instruction set it supports. The lab environment available during the initial phases of the space project also support Z-80 and 8080 development. The natural question to ask is, "Why not simply use a Zilog Z-80 chip?" The CMOS version of the Zilog Z-80 chip was not available during the initial design phase of the project. Like the Intel 8085, the National NSC800 microprocessor also has the ability to multiplex the address/data bus. Although the NSC800 is an 8-bit processor, an effective 16-bit address can be achieved. The 16-bit address is formed by multiplexing the lower address lines (A0-A7), latching them



externally, and combining them with the upper nonmultiplexed address buss (A8-A15). This equates to an address space of 64K. The power supplied to the NSC800 does
not have to be excessively regulated. The microprocessor
can operate with a voltage ranging from 2.4 to 6.0 volts.
This experiment will use a nominal voltage supply of 5.0
volts. However, there are tradeoffs that occur if voltage
is maintained at the minimum of 2.4 volts. While a savings
of power will occur, the maximum clock frequency of the
NSC800 will be limited to 500 KHz. The operational frequency selected for the controller is 4 MHz, which yields an
internal instruction cycle of 1.0 microseconds. The extended I/O requirements imposed and the capability of addressing up to 256 I/O devices make this microprocessor
appealing.

A pin level view of the NSC800 follows. The NSC800 chip pinout is detailed in Figure 3. Through this exploration of the microprocessor, a better understanding of overall controller operation will be achieved. The first 8 pins of the NSC800 make up the upper byte for memory addressing (A8-A15). During I/O operations this byte replicates the lower address byte (A0-A7). This is the reason why memory can be addressed up to 65536 bytes and I/O can only be addressed up to 256. Next is pin 9, the clock output. This provides a system time reference and operates at one half the input

	1				7	
A(8)		1		40		Vcc
A(9)		2		39		/PS
A(10)		3		38	<u> </u>	/WAIT
A(11)		4		37		RESET OUT
A112)		5	MSEXIII	36	<u></u>	/BREQ
A(13)		6	NULUUU	35	! !	/BACK
A(14)		7		34		IO or /M
A115)		8		33		/RESET IN
CTK		9		32		/RD
TUOX		10		31		/WR
XIN		11		30		ALE
AD(0)		12		29		SO
AD(1)		13		28		/RFSH
AD121		14		27		S1
AD (3)		15		26		/INTA
AD (4)		16		25		/INTR
AD(5)		17		24		/RSTC
AD(61		18		23	 	/RSTB
AD(7)		19		22		/RSTA
GND		20		21		/NMI
	; ;					

Figure 3. NSC800 Chip Pinout

clock frequency. In this application the clock output will be 2 MHz. The XOUT and XIN pins are used for frequency input to the NSC800. The circuit interface between the 4MHz crystal and the NSC800 is provided in Figure 4. The next 8 pins make up the lower address/data bus. As previously discussed, this bus is multiplexed. The lower byte is formed by first putting the lower address on the bus. The address lines are then latched to the bus through external circuitry and the Address Latch Enable (ALE) line. This circuit is described in Figure 5. Pins 21 through 26 are the NSC800's interrupt control lines. The interrupts are both mask and non-maskable and allow a varied degree of control. NSC800 status (S0 and S1) is provided on pins 27 and 29. Table 1 demonstrates the relationship between the status bits and system operation. The microprocessor also has the capabil

TABLE 1. STATUS	ВІ	TS	AN	D	SYS	TEM (OPE	RAT	'IC	N
OPERATION		<u> S</u> Ø		<u>s</u>	1	IQ/M		RD		WR
	:		;		:		:		;	
OPCODE FETCH	;	1	;	1	;	Ø	;	0	;	1
MEMORY WRITE	:	1	:	Ø	;	Ø	;	1	:	Ø
MEMORY READ	- ;	0	;	1	;	0	;	0	:	1
I/O WRITE	:	1	:	0		1	;	1	;	0
I/O READ	;	0	:	1	:	1	;	0	:	1
INTERNAL OPS	:	0	:	1	;	0	;	1	:	1
INTERRUPT ACK	1	1	;	1	- 1	0	:	1	;	1
HALT	:	Ø	:	0	:	Ø	:	Ø	:	1

ity of being reset through pin 33. An output reset for supporting external peripherals is provided on pin 37. The question ,"Is data going to memory or I/O ?" can be answered with pin 34, the IO/M select line. Additional lines include




Figure 4. NSC800 Oscillator Circuitry




Figure 5. Lower Address Latch Circuitry

read, write and chip ground. For I/O operations, which might last longer than the I/O hold time, there is a microprocessor wait (/WAIT) on pin 38. This will allow additional t states to occur, until it is deactivated. Some features not utilized in this configuration are DMA, memory refresh, and power-down.

There are a number of tradeoffs which have to be addressed when selecting which features of the NSC800 will be used and which ones will not be used. Some of these have already been discussed. Other tradeoffs occur in the use of dynamic or static RAM. By using static RAM, less power will be required for memory storage operations. One problem associated with static RAM is its larger package size compared to similar dynamic RAM. Tradeoffs also must be reckoned with in not utilizing DMA in the controller design. Although overall system design is simplified, flexibility is reduced because certain polled operations tie up the microprocessor.

2. NSC810A

The NSC810 RAM-I/O-Timer is chosen for system I/O control as well as some controller clock and timer requirements. Specific information on the NSC810A RAM-I/O-Timer is found in the associated data sheet (Ref. 4). The NSC810A system block diagram is provided in Figure 6. This is the natural choice since it belongs to the NSC800 family.




Figure 6. NSC810A Block Diagram

Another favorable feature is its CMOS construction. As is the case with the NSC800 microprocessor, a wide range of input voltage is acceptable to the chip. The range is 2.4 to 6.0 volts. Extended control of I/O is available through three programmable ports. Specific information on these ports will be presented in a following chapter. A very broad range of programmable clock and timer modes is an additional feature that makes this choice very interesting.

A review of some of the pin level aspects of the NSC810 follow. The NSC810A chip pinout is provided in Figure 7. Many of the pin assignments, similar in nature to the NSC800, will not be discussed. The NSC810 ports are found on pins 21 through 39 and pins 1,2 and 5. These ports are broken up into three groups labeled A. B and C. The first is Port A. Port A is the most versatile of the three and can be set up for basic input/output operations or one of three strobed modes. Port B can only be used in a basic input/output mode. The final subsection is port C. This port plays a triple role. It can be set up for basic I/O. or can be used to support handshaking when port A is set up for strobed operation, or can provide a programmable timer output. The C port provides the second NSC810 programmable clock/timer output (T1) available on the NSC810. The primary NSC810 programmable timer/clock output, pin 6, is called "TO". This is the main clock output from the NSC810.




Figure 7. NSC310A Chip Pinout

Both clock outputs can be set up in one of six modes of operation. The NSC810 also has an I/O Timer and Memory arbitrator (IOT or M) at pin 7. This line allows selection of either the chip's timer function or memory on the NSC810. Each NSC810 has 1024 bits of static RAM.

The NSC810 ports are used to control associated external equipment. These ports have three programmable port assignment features: port bit manipulation, port mode assignment, and input or output assignment. The individual port bits can be manipulated with the bit-set and bit-clear functions. As the names imply, the bit-set operation will set a selected bit to a logic level of "1" and the bit-clear function will clear a selected bit to "0". The actual bit in the port that is acted upon is identified by an input mask. example of the bit-set and clear operation is provided in Figure 8. Next there is the port mode assignment. This takes place in the mode definition register. The four assignments that can be selected are basic I/O, strobed input, strobed output, and strobed output with a tri-state feature. Handshaking is found in the strobed modes. If connected to smart peripherals, the handshaking capability might free up microprocessor operation by not having to continually check a port for status information. The mode definition register configurations are provided in Figure 9. The data direction register determines whether a port is set up as an input or as an output. By selecting the data direction register for

	811 - SET	BII - CLEAR
OPERATION	A1, A3, A5	A2, A4
ADDRE 55	0001100	00001000 00001000
DATA	00101010	00010100
PORT OUTPUT		
BEFORE	11011100	1111100
AFTER	11111110	11101000

Figure 8. Example of Bit-Set and Bit-Clear Operation

MODE 0 - BASIC I/O MODE 1 - STROBED MODE INPUT MODE 2 - STROBED MODE OUTPUT (ACTIVE) MODE 3 - STROBED MODE OUTPUT (TRI-STATE)

Figure 9. Mode Definition Configurations

a particular port and inputting a "1" or "0", it will be set up as an output or input respectively.

Programmable timer and clock operations on the NSC810, are very versatile. The clock is actually a 16-bit up down counter and can be used in any one of six different modes. The six modes of operation range from using it as an event counter to providing a square wave output. The controller will use the square wave output. To control the duration of the square wave clock period, a modulus register is used along with a prescale function if desired. A start and stop clock function is also available.

B. BUBBLE MEMORY

Before going into specific details of the bubble memory device used with the controller, a brief overview of bubble memory fundamentals is in order. The bubble memory system used on the controller functions somewhat like a disk drive and has a capacity of 1 Mbits. That equates to 128K of 8 bit words or bytes. Memory is divided up into blocks or pages. Each page in memory comprises 64 bytes. Over two thousand pages of memory are available on the bubble memory chip. Non-volatility is a unique feature of the bubble memory system. When the system is powered down, either on purpose or by system failure, bubble memory data will not be lost. The power supplied must satisfy certain decay rate conditions in order to ensure the non-volatile nature of the


bubble memory. The 5 volt source must have a decay rate of at least 1.1 volts per millisecond and the 12 volt supply must have a decay rate of at least .45 volts per millisecond. Specific information on bubble memory operation is provided in the BPK_72_Bubble_Memory_Prototype_Kit_User's
Manual_ (Ref. 51. The bubble memory system component layout and block diagram are provided in Figures 10 and 11. These diagrams will provide information on system interaction and the bubble-to-controller interface.

After the bubble memory system is selected one of two sets of registers is available. These two registers are chosen with the lower address bus' A0 line as shown in the bubble memory system's port diagram in Table 2. When the A0

TABLE 2. BUBBLE MEMORY PORT ASSIGNMENTS

Address (Hex)	Read (R)/ ! Write (W)	: Assignment
	:	
	t 1	BMC Register Selection
ક Ø	;	: A0 = 0 : BMC FIFO Selection
8.1	1	: A0 = 1 : Command Register,
	t 1	Status Register,
		or Register Address
	1	Counter Selected

line is at a logic "0" level, the FIFO or parametric registers can be written to. The parametric registers tell the bubble memory system how large a data block to be sent and at what area in bubble memory it will begin. When the AO line is at a logic level of "1" the command register, status






Figure 11. Bubble System Block Diagram

register, or the register address counter are used in bubble memory system operations. Seven of the bidirectional data lines are used to transfer information to and from the bubble memory system. The eighth data line, D8, it selected, is used for parity checking. The bubble memory utilizes only an odd parity check option. There are a number of options not utilized on this particular bubble memory system. The first feature not utilized is Direct Memory Access or DMA. Because of this, the DMA acknowledge pin will be tied to a high logic level. Interrupt is another data transfer mode available but not used for this bubble memory system. Although the microprocessor might be freed up to perform other tasks if the data transfer interrupt feature is used, overall controller system complexity would increase. In this controller system application, the bubble memory operates exclusively as a polled device. Another pin not used in this controller configuration is the 7472 chip select line. With single bubble memory applications this line is tied to a low logic level. If a multiple bubble memory system were utilized, this line would be manipulated to control the byte size going into the bubble memory.

Special power down requirements, besides that of the decay rate of the power supply, have to be addressed. The bubble memory device will be powered down when not in use. Although the bubble memory has an initialization time of up to 160 msec, the duty cycle of writing to the bubble will

not be exceeded. Since the bubble memory will be by far the greatest source of power dissipation in the controller system, it will be turned off when not in use.


C. ANALOG-TO-DIGITAL CONVERTER

The controller's analog-to-digital converter has a number of features that make it attractive. The National Semiconductor ADC0816 Single Chip Acquisition System is an 8-bit microprocessor-compatible analog-to-digital converter with 16 channels of analog input. These voltage channel inputs are selected through a local multiplexer that utilizes 4 outside address lines labeled A through D. The actual port assignments associated with the various A-to-D channels is presented in Table 3. A block diagram and pin level discussion of the converter is provided in Figures 12 and 13. This should help in the following description of the converter operation.

The converter's CMOS construction is the first important feature, since low power dissipation is important. Secondly, the converter can handle up to 16 channels of analog data. This feature should more than compensate for the anticipated growth that will occur in the experiment that this controller supports. The converter uses a successive approximation technique for conversion. The approximation

TABLE 3. A-TO-D CONVERTER PORT ASSIGNMENTS

Address (Hex)			(R)/	:	Assianma	en:	+
######################################	÷	<u> </u>		- ÷ ·	-6557366;	- 11 -	<u> </u>
ΕØ	:			1	Channel	#	0
- ·							0
E 1	:			:	Channel	#	1
E2	;			;	Channel	#	2
E3	;			;	Channel	#	3
E 4	:			1	Channel	#	4
E5	1			:	Channel	#	5
E6	:			:	Channel	#	6
E7	:			:	Channel	#	7
E8	;			:	Channel	#	8
E9	:			;	Channel	#	9
EA	;			:	Channel	#	10
EB	;			:	Channel	#	1 1
EC	:			;	Channel	#	12
ED	:			:	Channel	#	13
EE	:			;	Channel	#	14
ਜ਼ਜ਼	•				Channel	Ħ	15



シストラン 自己のないないない

Figure 12. Analog-to-Digital Converter Block Diagram

INI4)	IN15) IN16) IN17) IN18) IN19) IN110) IN111) IN112) IN114) EOC IN115) COMMON START Vcc COMP IN REF1+)
-------	--

Figure 13. Analog-to-Digital Converter Chip Pinout

technique is divided into three areas: a 256R ladder network, a successive approximation register and a comparator. The 256R ladder network and successive approximation register work together to determine the channel voltage input. The input voltage is compared to the voltage in the ladder eight times to determine the voltage on the channel. actual tree structure utilized is shown in Figure 14. A chopper-stabilized comparator is used in the converter. The input DC voltage is converted to an AC signal, this signal is then passed through a high gain AC amplifier and the DC level is restored. Why convert a DC input to AC, and then back as DC? This technique removes a DC component in the input signal which causes drift. By removing this drift component the converter is less affected by temperature fluctuations and long term drift. The analog-to-digital converter will be used for ratiometric purposes in this application. The voltage being measured can be represented as a percentage of a full scale value. The voltage on the Ato-D channel can be described by the equation in Figure 15. Some of the most favorable A/D conversion techniques are packaged together in this conversion process. These combine to make this converter highly accurate, repeatable, very tolerant of temperature variation, and extremely fast. The typical conversion time of this converter is 100




Figure 15. Ratiometric Equation

microseconds. Specific information on chip operation is provided in the National Semiconductor's ADC0816 component data sheet [Ref. 6].

D. UART

With a controller-to-"dumb" terminal interface comes a need to control its inherent asynchronous serial data path. To manage this, some type of serial to parallel device must be used. A number of options were investigated. The first of which is using the NSC800's microprocessor serial input. External serial data would be input directly into the controller system through the NSC800. One problem associated with this procedure is the excessive work load the NSC800 would incur to control this input. The next alternative investigated uses a specialized Universal Asynchronous Receiver Transreceiver (UART) and an external baudrate generator to handle the receive and transmit functions. The UART's receiver converts serial channel data to a parallel data format compatible with the controller's internal data bus. The UART can also transmit parallel data that comes off of the controller's system data bus to an external serial data line. The selection of receive and transmit operation is handled by the controller's NSC800 microprocessor. The UART ports that are affected by this selection are shown in Table 4. A middle ground design was eventually utilized. This design uses an external IM6402 Intersil UART and


generates the clock for transmitter and receiver operation on one of the NSC810 chips. The Intersil IM6402 UART data sheet [Ref. 7] contains specific information on chip operation. A system block and pin diagram are provided in

TABLE 4. UART PORT ASSIGNMENTS

Address (Hex)	Read (R)/ !_Write_(W)	_Assignment
	;	
A Ø	}	UART Data
A1 - BF	;	*** NOT USED ***
CØ	;	UART Status
C1 - CF	;	*** NOT USED ***

Figures 16 and 17.

A number of features make the selection of Intersil's UART feasible for the controller. The first is its CMOS construction. Secondly, the Intersil UART is compatible with the industry standard for IM6402. This allows it to be easily connected to any number of available "dumb" terminals or microcomputers. The UART also has the capability of being programmed in a number of different data formats. This programmable feature allows it to be interfaced in a number of different serial data environments. The following discussion, on the UART's operation, will be broken up into six areas: receiver operation, transmitter operation, status, control, setup, and clock specifications.



	-				ì	
Vcc		1		40		TRC
N/C		2		39		EPE
GND		3		38		CLSI
RRD		4		3 7		CLS2
RBR (8)		5	1110402	36		SBS
RBR (7)		6	Universal Asynchronous	35		PI
RBR (6)		7	Receiver Transmitter (UART)	34		CRL
RBR (5)		8	(TAINT)	33		TBR (8)
RBR (4)		9		32		TBR (7)
RBR (3)		10		31		TBR (6)
RBR 12)		11		30		TBR (5)
RBR 111		12		29		TBR (4)
PE		13		28		TBR (3)
FE		14		27		TBR (2)
0E		15		26		TBR(1)
SFD		16		25		TRO
RRC		17		24		TRE
/DRR		18		23		/TBRL
DR		19	•	22		TBRE
RRI		20		21		MR

Figure 17. UART Chip Pinout

In receiver operation, external asynchronous serial data is brought into the UART, its format is changed, and then the message is sent over the controller's parallel data bus to the NSC800. Following is a description of receiver operation at the pin level. Pin 4 on the UART is the Receiver Register Disabled (RRD) line. This line controls the Receiver Register Holding Register outputs by bringing them to a high impedance state. Serial data enters the UART through the Receiver Register Input (RRI), pin 20. After the data enters, it is sent to the Receiver Buffer Register (RBR) on the UART. A signal on the Data Received (DR) line, pin 19, indicates that the data is in the buffer.

The UART's transmitter takes data in from the controller's parallel data bus, changes its format, and then transmits the message out. There are a number of lines on the UART dedicated to transmit operations. The following discussion will look at most of them. An indication, that the transmitter buffer is ready for new data is provided on the Transmitter Buffer Register Ready (TBRE) line, pin 22. The Transmitter Buffer Register Load (/TBRL) line, pin 23, is used to bring parallel data into the UART. This data is brought into the Transmit Buffer Registers (TBR), pins 26-33. Data is eventually transmitted out of the Transmitter Register Cutput (TRO), pin 25. The Transmitter Register Empty (TRE) line, pin 24, gives an indication that data transmission is complete.

The user interface is greatly simplified by status indications available on Intersil's UART. Besides the transmit and receive status indications, other status signals include the Parity Error (PE), Framing Error (FE), and Overrun Error (OE). Parity error is an indication that the received message has incorrect bits. Either the parity bit or another bit in the transmission is in error. If the first stop bit in the transmission is in error a framing error occurs. The overrun error indicates that a data received indication has not been received before the last character was sent to the receiver buffer registers.

Three control signals the UART uses are Status Flag
Disable (SFD), Master Reset (MR), and Control Register Load
(CRL). The Status Flag Disable places all status outputs in
a high impedance state, thus removing them from the bus.
The Control Register Load is used to load the system's particular operating environment. This environment or setup
information will be described later. Finally, every time
the UART is powered up, the Master Reset is used to return
the UART to a known state for programming purposes.

The UART can be used in wide variety of formats. These formats are displayed in Table 5 [Ref.8]. The actual setup utilized depends on the choise of Parity Inhibit (PI), Stop Bit Select (SBS), Character Select Length (CLS1 and CLS2) and Even Parity Enable (EPE). The Parity Inhibit line is used to stop parity checking when a data byte is received

TABLE 5. UART DATA FORMATS

STOP BIT(S)		-	1.5	_	3.5	-	1.5	-	2	-	2	-	2	-	2	-	7	-	۲۷	_	7	-	~	- ·	7
PARITY BIT		000	000	EVEN	EVEN	DISABLED	DISABLED	000	000	EVEN	EVEN	DISABLED	DISABLED	000 .	000	EVEN	EVEN	DISABLED	DISABLED	aco	000	EVEN	EVEN	DISABLED	DISABLED
DATA BITC		5	2	S	5	5	2	9	9	ý	۵	ပ	9	~	7	7	~	7	7	8	80	æ	8	8	∞
	SBS		r	_	I		I	_	I.	_,	ī	۔۔	Ξ	-	I	_	I	_	Ι	ب	Ξ	ب	2.	_	.E
40	EPE		ب	r	ı	×	×	ب	۔۔۔	Ξ	I	×	×		ب	I	I	×	×	۰	_	r	I	×	×
CONTROL WORD	ā		۔			I	r	۔۔۔				ī	I	ر		_	ند	r	ı		بـ	ب	ب	Ξ	Σ
00	CLS1			_		-	· _	ı	r	I	· I	I	r	: _			-			I	I	I	I	I	I
	CLS2			_		-							نـ	ī	r	I	I	I	r	I	ı	Ξ	Ι	Ι	I

and parity generation when transmitting a word. If it is desirable to check parity, the Even Parity Enable line is used to check either odd or even parity. The Stop Bit Select and Character Length Select lines allow the UART to interface to a variety of transmitted word lengths and formats.

The clock signal which the UART uses, comes from one of the controller's NSC810s. This signal is 16 times the desired transmit and receive rate. The UART has the capability of operating at baud rates in excess of 200K if provided with a clocking signal in the range of 4 MHz. This particular system is designed for 9600 baud. The required clocking for this rate is a little over 150 KHz. A baud rate of 9600 is selected because it supports the "dumb" terminal used with the system. This rate also supports a variety of industry standard "dumb" terminal emulation communication packages.

The data path between the UART and "dumb" terminal has to be determined. The industry standard RS-232-C 25 pin interconnection is used to interface the two units. The line drivers shown in Figure 18 are used on the UART's serial transmit output and receive input. The connection uses a three wire cable and is shown in Figure 19. The three lines are Transmitted Data, Received Data, and Signal Ground.




Figure 18. UART Transmit and Receive Line Drivers

E. REAL TIME CLOCK

With a requirement to initiate experiments at a particular time, some type of microprocessor compatible real time clock is required. The National Semiconductor MM58167A Microprocessor Real Time Clock is used. Specific information on the real time clock is provided in the associated data sheet (Ref. 9). As with most of the other components on the controller, it is CMOS in construction. Some other

		Terminal	Faminoment	
_	3	2		
	Data	Data	System Ground	
	Transmit Data	Receive Data	System	
	7	L~)		
		Controller	IIART	

Figure 19. UART-to-Dumb Terminal RS-232 Interface

clock features are presented in the following discussion. Month to thousandths of a second information is provided by this clock. With a local four year calendar, the clock can be used for very long term applications. A power-down feature allows it to be disabled from the rest of the system for low power operations. The clock counter is divided into two 4-bit Binary Coded Decimal (BCD) digits. During each read and write operation the two digits can be accessed. The BCD real time clock format is provided in Table 6 [Ref. 10]. The chip has an alarm clock feature which can be preprogrammed. This is needed for timed experiment initiation. The clock can also be programmed to give a periodic signal output with its variable interrupt control features. The variety of available programmable functions are seen on the port diagram in Table 7. There is a status check available to ensure that clock rollover has not occurred during a real time fetch.


A block and pin diagram are provided in Figures 20 and 21 respectively. These diagrams, along with the following discussion, should clarify clock operation. Along with the standard lines, such as Chip Select (/CS), Power (Vdd), Ground (Vss), and Read (/RD) and Write (/WR) are some lines unique to the clock's operation. The first of which is the Ready (RDY) line, pin 4, which indicates that the data requested is now valid to be read. The Oscillator Input (OSC

TABLE 6. BCD REAL TIME CLOCK FORMATS

		UNITS	TS		MAX USED		TENS	۸s		MAX USED
COUNTER ADDRESSED	00	D0 D1 D2 D3	D2	D3	BCD CODE	D4		D5 D6 D7	D7	BCD CODE
Ten Thousandths of a Second	0	0	0	0	0	0/-		0/1 0/1	0/1	6
Tenths and Hundredths of Seconds	9	0/1	0/1	0/1	6	1/0	0/1	9	0/1	O
Seconds	0/1	9	0/1	0/1	6	1/0	9/	9	0	S
Minutes	0/1	0/1	0/1	0/1	6	1/0	9/	0/1	0	S
Hours	0/1	0/1	0/1	1/0	6	1/0	2	0	0	2
Day of the Week	0/1	9	0/1	0	7	0	0	0	0	0
Day of the Month	0/1	0/	0/1	0/1	6	0/1	0/1	0	0	ю
Month	0/1	0/1	0/1	0/1	6	0/1	0	0	0	-

TABLE 7. REAL TIME CLOCK PORT ASSIGNMENT

	Donal (D) (
Addison Allera	Read (R)/	A = - 1
Address_thex1	i-mtre-(m)-i	Assignment
60	; ; ;	Counter - Ten thousandths of a second
61		Counter - Hundreths and tenths of a second
62	: :	Counter - Seconds
63	!	Counter - Minutes
64		Counter - Hours
65		Counter - Day of week
66		Counter - Day of month
67		Counter - Month
68		RAM - Ten thousandths
	:	of a second
69		RAM - Hundreths and tenths
-	· !	of a second
6 A	i	RAM - Seconds
6B		RAM - Minutes
6C		RAM - Hours
6D		RAM - Day of Week
6E		RAM - Day of Month
6F		Ram - Months
70		Interrupt Status Register
71		Interrupt Control Register
72		Counter Reset
73	-	RAM Reset
74		Status Bit
75		Go Command
-		
76		Standby Interrupt
77 - 7E		*** NOT USED ***
7F	i	Test Mode






Figure 21. Real Time Clock Chip Pinout

IN), pin 10, and its accompanying output (OSC OUT), pin 11, are used in the crystal oscillator circuitry shown in Figure 22. An Interrupt Output (INT OUT) at pin 13 is programmed to provide eight different intervals of output. The final pin unique to the real time clock is the Standby Interrupt (/STBY INT OUT) line. This is the only line enabled during low power operations. All other outputs are driven to a high impedance state during low power operations.

F. STATIC RAM

The Hitachi HM6116P-2 2048-word x 8-bit High Speed Static CMOS RAM is chosen for two reasons. First, it can be integrated into the controller system very easily because no refresh requirements have to be addressed. Secondly, it supports very low power operation. If dynamic RAM is chosen, the package size for a certain amount of memory will be smaller, but the power dissipation incurred will be greater than if static RAM is chosen. The controller will have 8K of local static RAM. It will be used as a buffer space while accumulating enough data for a bubble memory write. It will also be used as working space for the controller's NSC800. The associated pin diagram of the HM6116P-2 is provided in Figure 23. A truth table of RAM read and write operations is provided in Figure 24. Specific information on RAM operation is provided in the Hitachi IC memory data sheet [Ref. 11].




Figure 22. Real Time Clock Oscillator Circuitry

Figure 23. Static RAM Chip Pinout

MODE	53	<u>0</u> E	
READ			
WRITE (1)	1	=	
WRITE (2)	1		
NOT SELECTED	=	×	×

Figure 24. Static Ram Truth Table

G. EPROM UTILIZATION

The drivers for operation are resident in four Intel 2732A 32K (4Kx8) UV Erasable PROMs. Specific details on the EPROM are provided in the associated data sheet (Ref. 121. EPROMs are chosen over ROMs primarily because program development time is shorter and development costs are lower. The 12K bytes of EPROM memory is considered an adequate amount for resident memory requirements. The pin diagram of the EPROM is provided in Figure 25. The Intel 2732A also features a low power standby mode.

AO — 8 ERASABLE 17 — E DO — 9 PROM 16 — E D1 — 10 15 — E	19 11 10 11 10 10 10 10 10 10 10 10 10 10
D2 — 11 14 — [)4
GND — 12 13 — [)3

Figure 25. EPROM Chip Pinout

III. LANGUAGE SELECTION

A number of factors have to be evaluated before the programming language is selected. Some of the considerations that must be addressed are longevity of the project, extended I/O control, real-time control, and memory space availability. The question of longevity, short or long term use, must be answered to determine if the language will require much maintenance and growth during its lifetime. A short term project can be written in a very inflexible manner, and overall performance will not be overly affected. On the other hand, if the duration of the project is over a number of years a great amount of flexibility and growth potential must be built in. The environment in which the controller will be operating is fairly well defined and short term. The controller, as was earlier stated, will have a great deal of I/O control. The experiments the controller will be controlling fall into two general categories: systems with no local logic and systems with local logic and handshaking capability. With a well defined operating environment to work in and a project driven with sequential real time control, controller programming can be fairly rigid and well contained. This well defined environment can be resident in a small amount of memory. While a high level language is well suited for programming in a general purpose

environment, it tends to have large memory requirements. On the other hand, very specific tasking and a great deal of machine level control, make an assembly level approach more feasible. This approach is appropriate if the code size is not excessively large. In assembly language programs, the code tends to be more optimized, further reducing memory usage. It was against this backdrop that the Z-80 and 8080 assembly languages were chosen for controller drivers. All system drivers are written at the assembly level. In the future, overall system control will be written in a compiled higher level language. A majority of programming is done in Z80 rather than 8080 assembly because it has a number of enhanced features. Some of these included code that performs more functions than similar 8080 code and more diverse I/O instructions.

IV. CONTROLLER SYSTEM DESIGN

Now that the components that make up the system have been presented, the way in which they work together will be developed next. A short recapitulation of the requirements that the overall design should satisfy will be presented.

Small size and low power dissipation are physical constraints. The small size necessitates that a small compact design be developed. The requirement of low power dictates that low power chips be utilized.

The controller is almost 100 percent CMOS in construction. There are also some additional benefits associated with the use of CMOS devices. One being a higher degree of noise immunity than TTL circuitry. This is evident in the varying power environment in which the CMOS chips can operate. Another advantage of CMOS is in its ability to be common-bussed. This bussing arrangement is allowed because three-state transmission gates are provided on most CMOS devices. With almost all CMOS components the problem of compatibility among chips is minimized. Overall system loading is reduced due to the CMOS design and the requirement for bus drivers is minimized. Although there are a number of benefits associated with CMOS construction, some precautions associated with their use have to be looked at. Since unstable operation may be observed if an unused input to the

CMOS device is left open, it should be tied to either a high or low logic level depending on circuit requirements. main power dissipator in the controller, the bubble memory storage device, is the primary non-CMOS device present. When the bubble device is not in the actual process of reading or writing it is completely powered down. The primary trade off that this introduces is a 160 millisecond delay at most before the bubble can be written to again. The requirement for extensive port control brings about the inclusion of three NSC810s with their many ports and timer capabilities. A block diagram of the controller's primary component interconnections and their control, data and address bus is provided in Figure 26. The direction of data flow on the controller's data bus is controlled by an octal bus transceiver. A consolidated controller I/O map is provided in Figure 27. The decoder shown in Figure 28 is used to select the various controller components. The controller's decoder and NSC800 provide signals that are used to determine directional flow on the data bus. This circuitry is shown in Figure 29. A total of 8K bytes of RAM and 12K bytes of EPROM will be utilized for controller operation. The controller memory map is provided in Figure 30. The memory decode circuitry is shown in Figure 31.




Figure 26. Controller Data, Address, and Control Paths




Figure 27. Controller I/O Map




Figure 28. Controller Component Decoder




Figure 29. Data Bus Direction Circuitry

24575	RAM #4
22527	RAM #3
20479	RAM #2
18431	RAM #1
16383	EPROM #4
12287	EPROM #3
8191	EPROM #2
4095 0	EPROM #1

Figure 30. Controller Memory Map




Figure 31. Memory Decode Circuitry

V. GENERAL SYSTEM LAYOUT AND CONSTRUCTION

After ensuring that system components will satisfy controller requirements, their interconnection is made on paper. This procedure takes a number of steps. First an overall and general view of system's interconnections is made. Next comes the more specific task of designing a system layout with pin identification. The controller system layout is provided in Appendix A. Through the layout, the intricacies of component interaction can be observed. One can also observe the underlying outline of the circuit's ultimate construction. The analog-to-digital converter's circuit interface with the controller is shown in Figure 32.





Figure 32. Controller Interface with the A-to-D Converter

Following the paper design the circuit is realized in hard-ware. Specific details, such as chip socket positioning, bus layout, and the utilization of bypass capacitors to remove spikes in the system have to be addressed. A brief description of the building techniques used in the controller's construction follows.

The first situation that has to be evaluated is whether the prototype circuit will be created by a wirewrap or solderless breadboard assembly. Due to the frequency that the controller will be operating, around 4 MHz, the wirewrap option is chosen. This will avoid possible ringing problems associated with breadboards operating at high frequencies. After choosing the wirewrap approach, the actual layout of the components has to be made. An evaluation of the data, address, and control lines among the various chips is made and through layout these path lengths are minimized as much as possible. Space for the RS-232 and other interconnections with external equipment is also identified. The controller wirewrap board layout is provided in Figure 33. ground and power lines are first routed. In wiring power, the leads are of heavy gauge and as short as possible. The effectiveness of a power supply can be seriously degraded by the resistance in its lead lines between power source and load. The ground lines are also of heavy gauge. Throughout the circuit, .01 microfarad bypass capacitors are used to remove any unwanted current spikes that might be caused by



circuit switching action from totem-pole devices. After wiring is complete, a check of the power and ground leads is made by a continuity test to all applicable chip connections. Next the external power supply is connected to the circuit and all power and ground lines are again checked. In the prototype controller, power is provided through an external power supply. The required decay rates that are needed for proper bubble operation are satisfied. Next the address/data, low address, and high address busses are wirewrapped and checked via a continuity test of all lines. The system control lines are connected and are also checked with a continuity test. The NSC800, a NSC810, a EPROM and one RAM are placed on the controller. The interaction between the NSC800 and EPROM is tested by a short program. This program causes a fetch, the jump instruction is decoded and then two more bytes of memory are fetched. This results in a toggling of the control and memory select lines. This is verified with an oscilloscope. The remaining RAM is added to the circuit along with the UART. The UART is then verified by a short program that takes keyboard inputs, sends them to the controller, and then back to the terminal screen. Now the bubble memory module is added to the controller. Its operation is then verified. The procedure used is provided in following chapters. The real time clock and analog-to-digital converters are then added to the controller.

VI. SOFTWARE FLOWCHART AND DRIVER DEVELOPMENT

A. BUBBLE MEMORY CONTROL

After hardware development comes its application. While some components interface quite easily with the microprocessor and only need to be addressed to return an answer, others require a series of operations or drivers to function. The NSC800 to bubble memory system interface is the most complicated one on the controller. The following discussion will look into what is required to initialize the bubble system, read from it, and write to it. A bubble command summary is provided in Table 8 (Ref. 13). This should help in the following driver development. The drivers and the main program calling them are provided in Appendix B. Information on bubble memory programming from the PROTOTYPE_KIT_User's_Manual_">PROTOTYPE_KI

The interface between the bubble and NSC800 microprocessor is heavily dependent on software. The drivers control all aspects of bubble operation. Data is received from the NSC800 microprocessor and is converted into bubble memory commands or command execution parameters. The driver also interprets signals from the bubble indicating that a

TABLE 8. BUBBLE MEMORY COMMAND SUMMARY

Command		Write Bootloop Register Masked	Initialize	Read Bubble Data	Write Bubble Data	Read Seek	Read Bootloop Register	Write Bootloop Register	Write Bootloop	Read FSA Status	Abort	Write Seek	Read Bootloop	Read Corrected Data	Reset FIFO	MBM Purge	Software Reset
	00	0	•	0	*	0	-	0	-	0	-	0		0	, -	0	
-	01	0	0	-	-	0	0	-		0	0	-	-	0	0	-	,-
_	D2	0	0	0	0	-	_	-	_	0	0	0	0		-	-	-
•	D3	0	0	0	0	0	0	0	0	,	-	-	-	-	-	-	-

particular operation has been completed or that it has failed. This information is then returned to the NSC800. Bubble driver utilization is multilayered. The upper layer comprises the main program and user interface. A lower layer is divided into a number of specific operations. These operations then call primitive subroutine actions. Some of these primitives include, initializing parame ric registers, resetting the FIFO data buffer, writing to lubble memory, and reading bubble data memory. The bubble system has the capability of operating in a polled, DMA or interrupt driven mode. The polled mode is used for this controller application. There are a couple of reasons for this selection. Because the bubble is used to store historical data during the experiment, the rate at which the bubble will be written to and read from is very low. A polled mode more than adequately satisfies controller operation. With no additional hardware required to initiate polled operation, its interface with the microprocessor will be easier. The primary disadvantage associated with polled operation is the excessive time the microprocessor is tied up with the bubble. Data transfer is software controlled. After a command is sent to the bubble, the status register is read continuously. This register determines when data is to be written to or read from the bubble FIFO. All bubble operation is composed of smaller driver primitives. Some of these primitives include abort, purge, FIFO reset and the

read/write commands. Typical polled operation command execution and data transfer routine flowcharts are provided in Figures 34 [Ref. 16] and 35 [Ref. 17]. All commands sent to the bubble utilize similar input and output formats. main difference is the actual commands sent. Operation is divided into initializing, writing to, or reading from the bubble memory system. Bubble memory initialization is carried out each time it is powered up. In the process of initialization, the following bubble commands are performed: abort, purge, FIFO reset, and read/write to bootloop. In write operations the parametric registers are first written to. This establishes the size of page, that will be written and where in the bubble memory it will be placed. The bubble memory's data write operation is then initiated. Data is taken from a predefined location in RAM memory to the bubble memory system. With the read command, data from the bubble memory is written to a preselected RAM buffer area. Like the write operation, the parametric registers establish the type of transfer that will occur. The actual read bubble data command is then issued.

B. REAL TIME CLOCK

The four operations that the real time clock performs are setting time, programming the interrupt, reading time, and setting the alarm output. To set the time, its associated function is called and the user is prompted for the




Figure 34. Polled Operation Command Execution Flowchart





Figure 35. Polled Operation Data Transfer Flowchart

appropriate inputs. These inputs are converted to BCD format and are sent to the appropriate port of the clock. The alarm type function, that the real time clock performs. is similar to the clock set operation. Rather than write to the clock's counter as it does in the time set operation. the alarm is written to the clock's latches or RAM. clock's interrupt output is maskable through the interrupt control register and can be programmed to any of eight possible signals. The interrupt control register regulates which of the bits in the interrupt status register has an output. The interrupt status register has interrupt outputs for tenths of seconds, seconds, minutes, hours, week, day of month, and month. The interrupt control register is written to by calling the interrupt function. After this function is called there is a prompt on the terminal for the desired interrupt cycle. A byte with the desired interrupt bit set to a "1" is then sent to the interrupt control register. The interrupt register format is provided in Figure 36. To read the present time, the program's read time function is invoked. After determining the time, the clock's status bit is checked to see if the clock rolled over during the read. If no roll over occurs the present time is returned. real time clock also has a power down feature which is invoked by bringing the power down line to a logical 0. standby interrupt is the only output allowed during power



down and is enabled by writing a 1 on the D0 line when the standby interrupt is selected.

C. CONFIGURING THE I/O PORTS

The port characteristics of the controller are established on the NSC810s. To aid in the following discussion, the three NSC810 port diagrams are shown in Tables 9, 10 and 11. The ports of the NSC810 can be configured in a number of modes as previously discussed. The A port byte can be configured as basic I/O, strobed mode input, strobed mode output, or strobed mode output with tri-state. The configuration or mode is selected by writing to the mode definition register. The allowable mode definition register assignments and the bytes that select them are provided in Figure 37. The B and C ports are only configured as basic I/O. The C port is also utilized as a programmable timer output or serves as a handshake register when the A port is in the strobed mode. After the port mode is selected, the direction of the port is determined. This selection is made by writing to the Data Direction Register of the port. A "O" at a particular bit location indicates the bit is configured as an input. A "1" in a bit location signifies an output. When the A port is configured in one of the strobed modes the registers of the A and C ports require the configurations shown in Figure 38. The individual bits of the A, B and C ports can be manipulated with their respective bit-set

TABLE 9. NSC810A NO.1 PORT ASSIGNMENT

	Read (R)/	
Address (Hex)	Write (W)	: Assignment
00	R/W	: : PA 0-7 (Ext. General Purpose : Strobed Input)
Ø 1	R/W	: PB 0-4 (UART Control) : PB 5-7 (Available)
02	R/W	: PC 0-2 (Power Control) : PC 3-5 (A/D Counter Timer)
0 3		: *** NOT USED ***
04	: W	: DDR - Port A
0 5	: W	: DDR - Port B
0 6	: W	: DDR - Port C
07	: W	: Mode Def Reg
08	: W	: Port A (Bit - Clear)
09	: W	Port B (Bit - Clear)
ØA	: W	Port C (Bit - Clear)
0B] 	: *** NOT USED ***
ØC	: W	: Port A (Bit - Set)
0D	: ₩	: Port B (Bit - Set)
ØE	: W	Port C (Bit - Set)
0F		: *** NOT USED ***
10	! !	: Timer 0 (LB) UART Baud Rate
1 1	! !	: Timer 0 (HB) UART Baud Rate
12	;	: Timer 1 (LB) A/D Clock
13	! !	: Timer 1 (HB) A/D Clock
14	: W	: Timer 0 Stop
i 5	: ω	: Timer Ø Start
16	: W	: Timer 1 Stop
17	: ω	: Timer 1 Start
18	: R/W	: Timer Mode (0)
19	R/W	: Timer Mode (1)
1A - 1F	!	: *** NOT USED ***

TABLE 10. NSC810A NO.2 PORT ASSIGNMENT

	Read (R)/	
Address (Hex)	<u>:_Write_(W)_</u>	!_Assignment
20	: R/W	: PA 0-7 (SSDR Strobed Input)
21		: PB 0-7 (Power Group Input)
22	: R/W	: PC 0-2 (SSDR Control)
	:	: PC 3-5 (Available)
23	:	: *** NOT USED ***
2 4	; W	: DDR - Port A
25	; W	: DDR - Port B
26	; W	: DDR - Port C
27	; W	: Mode Def Reg
28	; W	: Port A (Bit - Clear)
29	; W	: Port B (Bit - Clear)
2 A	: W	: Port C (Bit - Clear)
2B	!	: *** NOT USED ***
2C	: W	: Port A (Bit - Set)
2D	: W	: Port B (Bit - Set)
2E	: W	: Port C (Bit - Set)
2F	;	: *** NOT USED ***
30	:	: Timer Ø (LB) Power Group
31	:	: Timer 0 (HB) Power Group
32	:	: Timer 1 (LB) Available
33		: Timer 1 (HB) Available
34	; W	: Timer 0 Stop
35	: W	: Timer 0 Start
36	; w	: Timer 1 Stop
37	i w	: Timer ! Start
38	R/W	: Timer Mode (0)
39	R/W	: Timer Mode (1)
3A - 3F	1	: *** NOT USED ***

TABLE 11. NSC810A NO.3 PORT ASSIGNMENT

	Read (R)/	
Address (Hex)		: Assignment
ハカスドアスファブロア		
40	R/W	: PA 0-7 (SSDR Strobed Output
41	: R/W	: PB 0-7 (Power Group Output
42	R/W	; PC 0-2 (SSDR Output)
	;	: PC 3-5 (Available)
43	1	: *** NOT USED ***
44	: W	: DDR - Port A
45	: W	: DDR - Port B
46 .	: W	: DDR - Port C
47	: W	: Mode Def Reg
48	: W	Port A (Bit - Clear)
49	: W	: Port B (Bit - Clear)
4A	: W	: Port C (Bit - Clear)
4B	:	: *** NOT USED ***
4C	; W	: Port A (Bit - Set)
4D	: W	: Port B (Bit - Set)
4E	: W	Port C (Bit - Set)
4F	:	: *** NOT USED ***
50	:	: Timer 0 (LB) Power Group
51	i	: Timer 0 (HB) Power Group
52	;	: Timer 1 (LB) Available
53		: Timer 1 (HB) Available
54	; w	: Timer Ø Stop
55	; W	: Timer 0 Start
56	; W	: Timer 1 Stop
57	. ₩	: Timer 1 Start
58	: R/W	: Timer Mode (0)
59	R/W	: Timer Mode (1)
5A - 5F	1	: *** NOT USED ***

MODE DEFINITION REGISTER BIT ASSIGNMENTS

DESCRIPTION OF THE PROPERTY OF

	DESCRIPTION		5. 9 /	i~	7	II	3 2 1	-	0
BASIC 1/0		×	×	×	×	×	×	×	0
STROBED MODE Input		×	×	×	×	×	×	0	
SFROBED MODE OUTPUT (ACTIVE)		×	×	×	×	×	0		
STROBED MODE OUTPUT (TRI-STATE)		×	×	×	×	×			-

Figure 37. Mode Definition Register Byte Assignment

MODE	MDR	PORT A DDR	PORT C DDR	PORT C LATCH
STROBED OUTPUT (ACTIVE)	xxxxx011		xxx011	×××××××××××××××××××××××××××××××××××××××
STROBED OUTPUT (TRI-STATE)	xxxxx111	1111111	xxx011	xxx 1xx
STROBED INPUT	xxxxxx01	00000000	xxx011	xxx 1xx

Figure 38. A and C Port Strobed Mode Configuration

and clear ports. If a "0" is written to the port, no change will occur. If a "1" is written to a particular bit location, the selected operation will occur.

The procedure to set the clock output of the NSC810 follows. First, the timer being configured is stopped by writing a 000 or 111 in the timer mode register. Next the desired clock mode is written to the timer mode register. The six timer modes available are presented in Figure 39. The modulo value for the clock is then written into the modulus register, low byte and then high byte. The selected clock is then started. The mode 5 configuration, square wave clock, is chosen for UART and A/D timing signals. An example of the square wave output and the effect the modulo value has on the signal is provided in Figure 40.

D. ANALOG-TO-DIGITAL CONVERTER

For a read on the analog-to-digital converter, the particular channel is selected, the microprocessor initiates a delay and then the channel voltage is read.

E. UART

ない。これできるとなると、これがないです。

A description of the drivers for the read and write operations follow. For a keyboard read, the status register of the UART is activated and a check is made to see if a character has been received and transferred to the receiver buffer register. After the character is received, it is

α	_
	=
\equiv	
,	_

MODE	· DESCRIPTION	00	01	02
0	TIMER STOP / RESET	0	0	0
	EVENT COUNTER	-	0	0
2	ACCUMULATIVE TIMER	0		0
3	RESTARTABLE TIMER	·		
 	ONE SHOT	0	0	
?	SQUARE WAVE	·	0	
9	PULSE GENERATOR	0		
_	TIMER STOP / RESET	-		

Figure 39. Real Time Clock Timer Modes





Figure 40. NSC810A Square Wave Output

sent to the microprocessor. For transmissions out to the console, the status register is again read. This time, the transmitter buffer register empty indication is checked. After an indication that data has been transmitted to the transmitter register and the UART is ready for new data, an output from the NSC800 is made.





VII. CONCLUSIONS

The controller designed and built in this thesis satisfies the requirements of the space shuttle experiment.

Although designed for a specific experiment, it has the flexibility to be applied to following space shuttle projects. There is the possibility for hardware and software enhancements.

A. FUTURE HARDWARE AND SOFTWARE POSSIBILITIES


The controller's EPROM memory can be increased from its present 12K bytes to 56K bytes. This would yield an overall RAM and EPROM memory usage of 64K bytes, the maximum allowable in this controller configuration. The bubble memory unit on the controller can be upgraded to the newer Intel 4M bit system, DMA data circuitry could provide greater data throughput, and interrupt data transfer circuitry can decrease program overhead. Digital-to-analog converter circuitry can also be incorporated and a range of voltages would then be available for system control. Finally, a newer 16 or 32 bit CMOS microprocessor can replace existing microprocessor control devices.


An extensive real-time operating system can be developed for the controller. System programming during this thesis was exclusively EPROM based.


B. FUTURE APPLICATIONS AND RESEARCH OPPORTUNITIES

Hardware and software enhancements previously discussed contain ideas that can be used in future controller research and development. The controller can also function as a low-cost general purpose control workstation for the classroom and can support many different control system environments. The UART allows it to be interfaced with most microcomputers.

APPENDIX A CONTROLLER CIRCUIT LAYOUT







APPENDIX B

CONTROLLER SOURCE CODE

```
.8080
ENTRY
         DELAY . TAFLE
EXTRN
          AFORT, WREUEL, RDEUBL, INEUEL
          CSEG
         GAS CAN CONTRCL PROGRAM
STACK
         EQU
                   Ø
NSC8101 EQU
                   600E
NSC8102 EQU
                   020E
NSCE103 EQU
                   e4ee
RTC
                   eee b
          EÇU
PUBPLE
         EQU
                   ØEØH
CONTATA FQU
CONSTAT FQU
BAUD FQU
                   @AØE
                   6 C @ F
                   207H
BAUDAD EQU
                   201E
POWERCK FOU ATOD FOU
                   231E
                   ØIØB
MONTH
         EQU
                   267F
         EQU
DAYCEM
                   Ø€6₿
DAYOFW
                   Ø65H
EOURS
         EÇU
                   264B
         EQU
EQU
                  263E
675B
MINUTE
GO
AMONTE
                   26FE
ADAYCEM
         EÇU
                   261E
AHOUR
         EQU
                   66CL
AMINUTE EQU
CR EQU
                   26 E E
                   ech
LF
         EÇU
                   ØAH
ES
         EQU
                   EEH
RAM
         EQU
                   0FeeeB
EUFF
         EQU
                   RAM
TABLE
         EÇU
                   61860F
         JUMP TABLE
300T:
         JYP
                   SYSTEM
         DS
RSTRT1: JMP
                   INEUBI
RSTRT2: JMP
                   RDBUEL
         LS
RSTRI3: JMP
                  WRBUBI
RSTRT4: JMP
                  ABCRI
         DS
                  D05
RSTRT5: JMP
         DS
RSTRTC: JMP
                  DOISE
```

```
LS
RSTRT6: JMP
                   DC6
RSTRTE: JMP
                   ICI65
          DS
RSTRI7: JMP
                   EC7
          DS
RSTRTA: JMP
                   D0175
                   27B
          DS
NCNMSK: JMP
                   IONMI
          BEGINNING OF PROGRAM CPERATION
SYSTEM:
          ΙI
                   SP.STACK
                                       ; SET STACK TO Ø ; INITIALIZE HARDWARE
          LXI
                   INITEW
          CALL
          LXI
                   I ,MENU
                                       ; PRINT GREETING MENU
          CAIL
                   PRINT
AGAIN:
          LXI
                   SP.STACK
                                       ; INITIALIZE STACK TO &
                   CONIN
         CALL
                                       GIT INPUT FROM KEYEGARD
         CPI
JM
                                       ;LCWER LIMIT ERROR ON INPUT
                   IRROR
          CPI
                                       ;UPPER LIMIT ERROR ON INPUT
          JP
                   ERRCR
                                       CCNVERT FROM ASCIL TO BEX DETERMINE POSITION IN JUMP TABLE
          SUI
                    Z.
                   C,A
         MCV
          ADD
          ALD
         MCV
                   C,A
          XRA
                   A
         MCV
                   E,A
                                       ; LCAIS ADDRESS OF SYSTEM TABLE ; FORMULATES JUMP TABLE ADDRESS
         LXI
                   B,SYST2L
         DAD
         PCEL
SYSTBI:
                                       ;JUMP TABLE
;GC TC FEGINNING CF PECGRAM
;REAL TIME CLCCK CONTRCL
         JY?
                   SYSTEM
          JMP
                   D01
                                       PCWER CONTROL
          JMP
                   102
          JMP
                   IC3
                                       ; INITIALIZE BUBBLE
          JMP
                   LO4
                                       ; WRITE BUBBLE CATA
                   IO5
ICE
                                       READ BUBBLE DATA
          JY P
          JMP
                   DO7
                                       ; ANALOG TO DIGITAL CONVERTOR
ERRCR:
         LXI
                   D, MSG1
                                      FERROR MESSAGE
         CALL
                   PRINT
         LXI
                   I ,MENU
                                      FMAIN MENU
         CAIL
                   PRINT
         JMP
                   AGAIN
                                      ;GC TC BEGINNING AND GET CONSOLE INPUT
         MAIN FROGRAM
```

```
FREAL TIME CLCCK
IC1:
         LXI
                  I.MSG2
                                    FFEINT REAL TIME CLOCK MENU
         CAIL
                  PRIN1
                  CONIN
         CALL
                                    GE1 CONSCLE INPUT
         CFI
JM
                   0
                                    ; LCWFR BOUND INPUT ERROR CHECK
                  ERR1
         CPI
                  '4'
                                    SUPPER BOUND INPUT ERROR CEECK
         ĴΡ
                  FRR1
         SUI
                                    FASCII TO FEX CONVERSION
                  10
         MCV
                  C,A
                                    ; DETERMINE POSITION IN JUMP TABLE
         ADD
         ALL
         MOV
                  C,A
         XRA
         MOV
         LXI
                                    ; JUMP TABLE AIDRESS
                  H. COITEL
         DAD
                                    CALCULATE POSITION IN JUMP TABLE
         PCEL
                                    ; REAL TIME CLCCK JUMP TABLE ; CLEAR INTERPUPT
COLTEL:
         JMP
                  IC10
         JMP
                  I011
                                    ; SET REAL TIME
                                    ;SIT INTIRRUPT
;SIT WAKEUP TIME
         JMP
                  I012
         JMP
                  IC13
1012:
                                    ;CIEAR INTERRUPT
         XRA
         ADI
                  ØØE
         OUT
                  70E
                                    ; INTERRUPT STATUS REGISTER
         JMP
                  TONE 1
[011:
                                    SET REAL TIME
         LXI
                 r.MSG11
                                    FINPUT MONTE MSG
         CAIL
                  PRINT
                                    GIT MONTE IN HEX
        CALL
                  GITEIX
         XRA
        MVI
                  A.P
                                    ; ICAD ACCUMULATOR WITH HEX VALUE
        OUT
                                    LCAT COUNTER WITE MONTE; INPUT DAY OF MONTE MSG
                  MONTE
                  I.MSG12
         LXI
         CALL
                  PRINT
         CALL
                  GITEIX
                                    GRI TAY OF MONTE MSG
        ARX
         MVI
                  A,B
                                    FICAR ACCUMULATOR WITH HEX VALUE
                                    FLCAL COUNTER WITH DAY OF MONTH
         OUT
                  DATOFM
                  D.MSG13
         LXI
                  PRINT
         CALL
         CALL
                  GITEEX
                                    GET DAY OF WEEK IN HEX
         XRA
        MVI
                  A,B
                                    ; LCAE ACCUMULATOR WITH HEX VALUE
                  DATOFW
         CUT
                                    LCAD COUNTER WITH DAY OF WEEK
                  D,MSG14
                                    ; INPUT BOUR OF DAY
         LXI
         CALL
                  PRINT
         CALL
                  GETHEX
                                    GET HOUR OF LAY IN HEX
         XRA
                                    ; LCAD ACCUMULATOR WITE FEX VALUE ; LCAD COUNTER WITH HOUR
                  A,B
         MVI
         OUT
                  FOURS
```

```
IXI
                  E.MSG15
                                    ; INPUT MINUTS
         CALL
                  PRINT
                  GETHEX
                                    GET MINUTE
         CAII
         XRA
                                    ; LCAT ACCUMULATOR WITH HEX VALUE ; LCAD COUNTER WITH MINUTE
         MVI
                  A.B
         OUT
                  MINUTE
         XRA
         OUT
                  GO
                                    ;GC CCMMAND
         JMP
                  DONE1
D012:
                                    ; SET INTERRUPT
                  D,MSG16
                                    ; INTERRUPT SELECT MENU
         LXI
                  PRINT
         CALL
                                    GET INPUT FROM KEYBOARD
                  CONIN
         CALL
         CPI
                  'Ø '
                  ERR1
         J۲
                                    LCWER LIMIT CEECK FOR ERROR ON INPUT
         CPI
                                    ;UPPER LIMIT CHECK FOR ERROR ON INPUT
         JP
                  IRR1
                                    CCNVERT FROM ASCII TO FEX
         SUI
                  10
                  C,A
                                    ; CALCULATE TABLE ADDRESS
         MOV
         ALL
         ALD
         MOV
                  C.A
         XRA
         MCV
                  P,A
         LXI
                  BI,CIKTEL
                                    ; ICCATION OF CLOCK TABLE
         DAD
         FCFL
                                    ;INTERRUPT JUMP TABLE
CIKTEL:
                                    ;0.1 SEC
;1.0 SEC
         JMP
                  IC111
         JMP
                  D0112
         JMP
                  L0113
                                    ;1.0 MIN
                                    ;1.0 POUR
         JMP
                  IC114
                  I0115
                                    ; NO INTERRUPT
         JMP
                                    ; SIT INTERRUPT TO Ø.1 SEC
DC111:
         XRA
                  й,024
071Н
                                    :INTERRUPT OUTPUT TO 10EZ
         MVI
         OUT
         JMP
                  DONE1
CC112:
                                    ;SET INTERRUPT TO 1.0 SEC
         XRA
                  A,24P
271B
         MVI
                                    ;INTERRUPT OUTPUT TO 1 HZ
         CUT
         JMP
                  DONE1
D0113:
                                    ;SET INTERRUPT TO 1 MIN
         XFA
                  A
                                    ; INTERRUPT ONCE A MINUTE
                  A . 28E
         MVI
         OUT
                  671B
         JMP
                  CONE1
D0114:
                                    ;SET INTERRUPT TO 1 EOUR
         XRA
                  A
```

```
MVI
                   A,10H
                                      FINTERRUPT OUTPUT ONCE AN HOUR
         CUT
                   €71E
                   IONE1
         JMP
D0115:
                                     ;NC INTERRUPT
         XRA
                  Ø71B
         OUT
                                     CLIEAR INTERRUPTS
         JMP
                   IONE1
;
E013:
                                      ;SET WAKEUP TIME
                   I,MSG11
                                      FINPUT MONTE MSG
         LXI
                   PRINT
         CALL
         CALL
                   GETEEX
                                     GIT MONTE FOR RAM
         XRA
                  A, E
                                     FIGAD ACCUMULATOR WITH HEX VALUE FLOAD RAM WITH MONTH
         IVM
                   AMONTE
         OUT
         LXI
                   I MSG12
                                      ; INPUT DAY OF MONTH MEG
         CALL
                   PRINT
                                      ;GET DAY OF MONTH FOR RAM
         CALL
                  GETHEX
         XRA
                                     ; ICAD ACCUMULATOR WITH KEX VALUE ; ICAD RAM WITH DAY OF MONTE
                  A,E
         MVI
                   ALAYOFM
         CUI
         ARX
                   QFFE
         ADI
         CUT
                   eedh
                                     ; INFUT FOUR OF DAY
         LXI
                   I,MSG14
                   PRINT
         CALL
         CALL
                   GETEEX
                                      GIT BOUR OF LAY FOR RAM
         XRA
                                     ;ICAL ACCUMULATOR WITH HEX VALUE ; LCAL RAM WITH HOUR
         MVI
                  A , E
                   RUDHA
         OUT
                                      ; INPUT MINUTE
         IXI
                   D,MSG15
         CAIL
                   PRINT
         CALL
                   GITHEX
                                     GIT MINUTE FOR RAM
         XRA
                                     ; ICAE ACCUMULATOR WITE FEX VALUE ; LCAE RAM WITE MINUTE
                   A,B
         MVI
         CUT
                   AMINUTE
         JMP
                   DONE1
DCNF1:
         LXI
                   I MENU
                                     PPINT OPENING MENU
         CALL
                   PRINT
                   AGAIN
         JMP
ERR1:
                   D.MSG1
         LXI
                                     PRINT ERROR MESSAGE
         CALL
                   PRINT
         JMP
                   DO1
                                     ;UNIT CONTROL MODULE ;PRINT POWER TO UNIT ON/CFF MESSAGE
DO2:
         LXI
                   D,MSG6
         CALL
                   PRINT
                  CCNIN
         CALL
                                     GIT KEYBOARD INPUT
                                     ; LCWER EOUND INPUT ERROR CHECK
         CPI
                  FRR2
         JΜ
         CPI
                                     ;UPPER BOUND INPUT ERRCR CHECK
```

```
JP
                     IRR2
          SUI
                     'Ø '
                                          ; ASCII TO HEX CONVERSION
                    C,A
          MCV
                                          ; CALCULATE POSITION IN JUMP TABLE
          ALL
                     A
          ADD
                     C,A
          MOV
          XRA
          MOV
                     F,A
          LXI
                     E, DOZIEL
                                          ; JUMP TABLE AILRESS
          DAD
          PCEL
DO2TBL:
                                          ;UNIT #1 OFF (BIT B0 ON NSC810#3);UNIT #1 ON (BIT B0 ON NSC810#3)
          JMP
                     1020
                                          ;UNIT #1 CN (BIT E0 CN NSC810#3);UNIT #2 CFF (BIT E1 ON NSC810#3)
          JMP
                     IC21
          JMP
                     1022
                                         ;UNIT #2 CN (EIT E1 ON NSC810#3);
;UNIT #3 CFF (BIT E2 ON NSC810#3);
;UNIT #3 ON (EIT E2 ON NSC810#3)
          JMP
                     DC23
           JMP
                     IC24
          JMP
                     D025
; pc20:
          MVI
                     A,Ø1h
                                          ;TURN UNIT #1 OFF CLEAR FIT BE
          CUT
                     495
                                          ; CN NSC812#3)
          JMF
                     ICNE2
D021:
          MVI
                     A .01E
                                          ;TURN UNIT #1 ON SET BIT BO
          CUT
                     4CP
                                          ;CN NSC810#3)
          JMF
                     ICNE2
;
1022:
          MVI
                     A .22E
                                          ;TURN UNIT #2 CFF CLEAR BIT B1
          OUT
                     4SF
                                          ; CN NSC610#3)
          JMP
                     IONE2
;
L023:
                     A , 225
          MVI
                                          ;TURN UNIT #2 ON (SET BIT B1
          OUT
                     4DE
                                          ; CN NSC810#3)
          JMP
                     ICNE2
D024:
          MVI
                     A .04E
                                         ;TURN UNIT #3 OFF CLEAR BIT B2 ;ON NSC810#3)
          OUT
                     49E
          JMP
                     DONE2
D025:
          MVI
                     A .04E
                                          ;TURN UNIT#3 CN (SFT BIT B2
          OUT
                     4DH
                                          ON NSC810#3)
CONE2:
          LXI
                     E.MENU
                                         ; PEINT OPENING MENU
```

```
CAIL
                     FRINT
                     AGAIN
           JMP
FRR2:
                     I,MSG1
PRINT
          LXI
                                          PRINT ERROR MISSAGE
           JMP
                     002
;
T03:
                                          ; EUBEIE INITIALIZATION ; LCAL TABLE AILRESS ; LCAL PARAMETRIC TABLE
           LXI
                     B.TABLE
                     M.015
           IVM
           INX
           MVI
                     M,10%
          INX
                     Ē
                     M,20F
          MVI
                     B
          INX
          MVI
                     M,00F
          INX
                     M .00
          MVI
          LXI
                     E.TAPLE
           CALL
                     INBUPL
                    20 H
23 H
          ANI
                                         CFFCK FCR SUCCESS INDICATION CF-COMPLITE MSG ;OP-FAIL MESSAGE
          CPI
          JNZ
                     CONE3
           LXI
                     I.MSG5
          CALL
                     PRINT
          JMP
                     DONE31
                                          GO TO MAIN MENU
;
DCNI3:
                    D.MSG4
PRINT
          LXI
                                         FOR-COMPLETE MSG
          CAÍL
CCNE31:
          LXI
CALL
JMF
                     D, MENU
                                          PRINT MAIN MENU
                     PRINT
                     AGAIN
;
[04:
                                         ;WRITE DATA TO EUBBLE ;LCAD TABLE ALDRESS
          LXI
                    F, TAFLE
          MVI
                     M. 10H
          I١X
          MVI
                    M.12B
          INX
          MVI
                     M.20F
          INX
                    M,005
          MVI
          INX
                    M,20E
          MVI
                    E.TAELE
C.BUFF
          LXI
          LXI
                                         ; AIDRESS OF RAM BUFFER AREA
                    WREUBL
          CALL
                    20E
          ANI
          CPI
                    20H
                                         CFECK FOR SUCCESSFUL OPS
          JNZ
                    CONE4
                                         FOR-COMPLETE MSG
                    I,MSG5
PRINT
          LXI
                                         CF-FAIL MSG
          CALL
          JMP
                    CONE41
```

```
CONE4:
          LXI
                   D,MSG4
                                       CF-CCMFLETE MSG
          CALL
DONE41:
                                       ;PRINT MAIN MENU
          LXI
                   D,MENU
                   PRINT
          CALL
          JMP
                    AGAIN
;
DO5:
                                       FREAD DATA FROM BUBBLE
          LXI
                   E, TAPLE
                                        ; LCAD TABLE ALDRESS
          MVI
                   M,10B
          INX
          MVI
                   M ,10B
          INX
          MVI
                   M,20E
          INX
                    M.00P
          MVI
          INX
          MVI
                   M.00E
                   E.TAFIE
          IXI
                                       ; AIDRESS OF RAM BUFFER AREA
          LXI
                   FEBUEL
          CALL
                   20 E
          ANI
                                       CEECK FOR SUCCESSFUL OPS
          CPI
                   20I
                   ICAES
                                       OF-COMPLETE MSG OF-FAIL MSG
          JNZ
          IXI
                   I.MSG5
          CALL
                   PRINT
          JMP
                   IONE51
IONES:
                   I,MSG4
PRINT
                                       ; CP-CCMPLETE MSG
         LXI
         CAIL
IONES1:
          LXI
                   I .MENU
                                       ; PEINT MAIN MENU
         CAII
JMP
                   PRINT
AGAIN
DOISS:
                   I, MSG7
FRINT
          IXI
          CALL
          JMP
                   AGAIN
.280
                                       RAM MEMORY TEST PROGRAM RAM EUFFER TEST MENU
D06:
                   IE,MSG62
FRINT
         LI
          CAIL
                                       ;GET CONSOLE INPUT ;LCWER BOUNT INPUT EPRCR TEST
                   CONIN
          CALL
          CP
          JP
                   M. ERROR6
                    4
                                       ;UPPER BOUND INPUT ERROR TEST
          CP
          JP
                   P.FRRCR6
                                       ; ASCII TO HEX CONVERSION ; CALCULATE POSITION IN JUMP TABLE
         SUE
                    'ø'
                   C,A
          LI
          ALD
                   A,A
          ADD
                   A,C
```

```
C,A
           ID
           XCR
           LI
           LD
                     BI, BUFFTBL
                                           FICAD JUMP TABLE ALDRESS CALCULATE JUMP ALTRESS
           ADD
                      HL.BC
           JP(EL)
;
BUFFIEL:
                                           ; INDEX AIDRESS LOCATION ; INITIALIZE BUFFER WITH @'S
           JP
                     D061
           JP
                     1062
                                           ; LCAD BUFFER MEMORY WITH CHARACTER
                     DC63
D064
           JP
                                           FRETURN TO SYSTEM
;
ERRCR6:
                     DE,MSG1
PRINT
           LD
                                           BAD INPUT MSG
           CALL
           JΡ
                     IC6
F061:
                                           ; INITIALIZE BUFFER TO Ø
                     A.@
FI.EUFF
                                           CLEAR A ; INITIALIZE BUFFER
           LI
           LD
LCOP61: LI
SPOT1: LI
                     F,Ø
                      (BL),30H
           INC
                     ĦΙ
           DJNZ
                     SPCT1
          INC
           JΡ
                     Z, DCNE 61
           JP
                     LOCP61
                                          JLCAL EUFFER FFMORY

MEG TO EAVE USER

JEPRESS KEY

KKY ON TERMINAL TO LOAD

CEARACTER INTO MEMORY
DC62:
                     DE.MSG60
          CALL
                     PRINT
                                           WRITE MESSAGE ON TERMINAL
          CALL
                     CONIN
          CP
JP
                     CR
                     Z,ICNI62
                                           ; IF CR END TEST
                     C,A
A,Ø
          LI
          II
                                           CLEAR A
          ĪĪ
                     BL.EUFF
LCCPS:
          LI
                     F.Ø
SPOT:
          LD
                     (HL),C
                                           FICAD MEMORY WITH TERMINAL VALUE
          INC
                     ΕL
          DJNZ
                     SPCT
          INC
          CP
          JΡ
                     Z, DONE61
                                          ; LCAD 1024 MEMCRY LOCATIONS
          JP
                     IOOPS
DONEE1:
          LĽ
                     DE,MSG4
          CALL
                     PRINT
DONE62:
          JP
                     06
```

```
FRAM MEMORY VIEW MODULE FINITIALIZE A
I063:
                    A.Ø
BI,BUFF
B.Ø
C.(BL)
          LD
L00P3:
          LI
          LT
PUSE
SPOT3:
          CALL
                    CONOUT
          PCP
                    AF
          INC
                    BI
          DJNZ
                    SPCTE
          INC
          CP
          JP
                    Z,DONE61
          JF
                    ICOP3
D064:
                                        FRETURN TO SYSTEM
          LD
                    DE.MENU
          CALL
                    PRINT
                    AGAIN
          JP
.8080
D0165:
                    I,MSG7
          IXI
                    PRINT
          CALL
          JMP
                    AGAIN
E07:
          LXI
                    D.MSG71
                    PRINT
          CALL
                    CONIN
          CALL
                                        GET INPUT FROM KEYBOARD
          CPI
                    ALERR
          JΜ
                                        ; LOWER LIMIT CEECK ON INPUT
          CFI
                   ADIRR
                                       ;UFPIR LIMIT CHECK ON INPUT
;CONVIRT FROM ASCII TO HEX
;CALCULATE TAFLE ADDRESS
          JP
          SUI
          MCV
                    C,A
          ADD
                    A
         ALL
                    C
                    C,A
          XRA
          MCV
                    F,A
         LXI
                   BL.ACTEL
                                        ; LCCATION OF A-TO-D TABLE
          DAD
          PCEL
ADT BI:
                                        ;A-TO-D JUMP TABLE
         UMP
                                        CHANNEL 0
                   [0711
         J.P
                   10712
                                        CPANNEL 1
         JMP
JMP
                                       ; CEANNEL 2
; CHANNEL 3
                   10713
                   D0714
         JMF
                   IC715
                                        ; CEANNEL 4
10711:
         IA
                   CICH
                                        CBANNEL Ø INFUT
          JMP
                   ADENI
10712:
         IN
                   er i fi
                                       CPANNEL 1 INPUT
```

```
AFEND
D0713:
           IN
                      GIZH
                                            CBANNEL 2 INFUT
           JMP
                      ALEND
D0714:
                      eese
                                           CHANNEL 3 INPUT
           ΙK
           JMP
                      ADEND
r0715:
                      EE4H
                                           CEANNEL 4 INPUT
           IN
ADEND:
           LXI
                      D,MENU
           CALL
                      FRINT
           JMP.
                      AGAIN
                     I,MSG72
PRINT
ADERR:
          IXI
                                           FERROR ON INPUT
           CALL
           JMP
                      D07
D0175:
           LXI
                     D,MSG7
                     PRINT
           CALL
                      AGAIN
IONMI:
           LXI
                      I,MSG7
           CAIL
                      PRINT
           JMP
                      AGAIN
           START OF SUBROUTINES
PRINT:
           XCEG
                                           SWAP BC REG WITH HL REG
PRT1:
                                           ;MCVE MEMORY VALUE TO A REG
;CHECK FOR FNE OF MSG DELIMITER
;RETUEN IF ENE OF MSG FOUND
          MCV
          CPI
           RZ
          MCV
                     C,A
PRTZ:
                                           ; CLICK FOR CONSOLE STATUS; MASK CUT ALL BITS EXCEPT BIT 0; CHECK TO SEE IF TRANSMIT BUFFER IS EMPTY
           IN
                     CONSTAT
           ANI
                     01
           CPI
                     01
                     PRT2
          JNZ
                                           ; LCAT CFARACTER TO BE TRANSMITTED ; SEND DATA TO TERMINAL
          MCV
                     A,C
           OUT
                     CONDATA
          INX
                     PRT1
                                           CEECK NEXT CHARACTER
           JMF
CONIN:
                                           ; CLFCK UART STATUS
; CEFCK TO SIE IF INPUT EAS BEEN MADE
          IN
                     CONSTAT
                     Ø2
CONIN
           ANI
           JΖ
                                           ; RECEIVE DATA FROM UART ; MASK OUT HIGH BIT
          IN
                     CONDATA
          ANI
                     7FB
          REI
CONCUT:
          IN
                     CONSTAT
          ANI
                     e 1
          CPI
                     01
                     CONOUT
```

<mark>፞ዀዀዀዀዀዀ</mark>ዀዀጜጜጜጜጜጜጜዀዀዀጚጚቘቔፚፘፙቑቘፙፘኇጚ

```
MCV
                     A,C
          CUT
                    CCNDATA
          RET
CONST:
                    CONSTAT
          IN
          ANI
                    02
          RΖ
          MVI
                     A.ØFFE
          PFT
INITHW:
                    A,01B
07E
          MVI
                                         ;SET NSC810#1 MOLE DEF REG FOR ;PCRT A TO STROBED MODE INPUT ;FCR POWER CONTROL OPS
          OUI
          MVI
                    A . 205
                                         ; DATA DIRECTION REGISTERS ON FORT ; A SET AS INPUT
          CUT
                    €46
          MVI
                    A,03E
                                         ; LATA DIRECTION REGISTER ON PORT C
;SIT AS INPUT FOR STROEED POWER
;CONTROL OPERATION
          OUT
                    eef
          MVI
                     A.248
          OUT
                    ØÍB
                                         ; ENABLE THE ACTIVE-LOW INTERRUPT ; FFOM THE IO TO THE CPU
          MVI
                     A, OFFE
          OUT
                                         ; PORT B CONFIGURED AS AN OUTPUT ; FOR UART CONTROL
                    Ø 5 B
          MVI
                     H09. A
                                          ;TIMER1 IS STOPPED AND RESET
          OUT
                    195
          MVI
                    A.05E
                                         ;TIMER1 SET TO SQUARE WAVE
          CUT
                    15 H
                    A, BAUDAD
          MVI
          CUI
                    12E
                                         ;TIMER1 LB A-IC-D BAUD RATE
                    A ,00E
          MVI
                                         ;TIMER1 EB A-10-D BAUD RATE
          OUT
                    138
                                         ;START TIMER1
          OUT
                    17F
                    A .00B
          MVI
                                         :TIMFRØ IS STOPPED AND RESET
          CUT
                    1 E F
          MVI
                    A ,058
          OUT
                    18E
                                         ;TIMERØ SET TC SQUARE WAVE
                    A, BAUL
          MVI
                                         ;TIMERO LB WART BAUD RATE SET
          CUT
                    12H
          MVI
                    A .20H
          CUT
                    11E
                                         ;TIMERØ EB UAFT BAUD FATE SET
          OUT
                    15F
                                         START TIMER
          MVI
                     A .Ø 1 B
                                         ;SIT NSC810#2 MOLE DEFINE REGISTER
                    27F
          CUT
                                         FOR STROBED SSER INPUT TO PORT A
          MV I
CUT
                    A,ØØB
                                         ; DATA DIRECTION REGISTER ON PORT
                     24E
                                         ; A SET AS INPUT
                    A.03H
26E
          MVI
                                         ; LIR PORT C SET UP FOR STROBEL INPUT
          OUT
                                         ; FCR SSDR HANISHAKING
```

```
OUT
                  2IE
                                     ; ENABLE THE ACTIVE-LOW INTERRUPT
                                     FFOM THE I/C TO THE CPU
         MVI
                  A ,00E
                                     ; PORT B IS CONFIGURED AS POWER ; GROUP INPUT
         OUT
                  25B
         MVI
                  A .00B
         OUT
                                     ;TIMERØ IS STOPPED AND RESET
                  388
                  A,05H
         MVI
                                     ;TIMERØ SET TO SQUARE WAVE
         CUT
         MVI
                  A . POWERCK
         CUI
                                     TIMERO LB POWER CLOCK SET
                  30E
         MVI
                  A.00B
         OUT
                  31B
                                     ;TIMERØ HB POWER CLOCK SET
                                     START TIMER
         OUI
                  35E
         MVI
                  A,07E
         CUT
                  47E
                                     ;SIT NSC810#3 MODE DEFINE REGISTER
                                     ; FCR STROBED SSDR CUTPUT (TRI-STATE)
                                     ON PORT A
         MVI
                  A, OFFE
                                     DATA DIRECTION REGISTER ON PORT A SIT AS OUTPUT
         OUT
                  44H
         MVI
                  A , 031
                                     ; DIR PORT C SET UP FOR STROBED; OUTPUT (TRI-STATE) FOR SSDR
         OUT
                  46H
                                     FEANDSEAKING
         MVI
                  A,04B
         OUT
                  4 IH
                                     ; ENAELES THE ACTIVE-LOW INTERRUPT
                                     FROM THE I/O TO THE CPU
         MVI
                  A. OFFH
                                     FPCRT B CONFIGURED AS POWER
         OUI
                  451
                                     GROUP OUTPUT
                  A,CØB
581
         MVI
                                     TIMERO STOPPED AND RESET
         OUT
         MVI
                  A,05B
                  58P
                                     TIMERO SET TO SQUARE WAVE
         OUT
                  A , POWERCK
         MVI
                                     TIMERE LB POWER GROUP TIME SET
         OUT
                  5ØF
         MVI
                  A, CEH
         OUT
                                     ;TIMERO IB POWER GROUP TIME SET
                  51E
                                     ; START TIMERO
         OUT
                  55F
         RET
GETBEX:
                                     ; SUPRCUTINE TO GET A 2 DIGIT NUMBER
                                     FROM THE KEYEGARD. CONVERT THEM TO FEEX AND THEN TO A TWO LIGHT ECD
                                     NUMBER
                                     ; MSG TO INPUT FIGE DIGIT
                  I,MSG111
HIGE:
         LXI
         CALL
                  FRINT
         CAIL
                  CONIN
                                     ;GET HIGE DIGIT FROM KEYBOARD
         CPI
                   '0'
         JM
                  FRRHI1
                                     LCWIR LIMIT CHECK ON INPUT
                                     CORRECT INPUT - CONTINUE
         JMP
                  CONT1
                  I,MSG113
PRINT
ERREI1: LXI
                                     FERROR MSG ON INPUT
         CALL
                  FIGH
         JMP
```

MVI

F,04E

```
CONT1: CPI
                                            ; EIGH LIMIT CEECK ON INPUT ; CORRECT INPUT - CONTINUE
           JP
                      ERRE 12
           JMP
                      CONT2
ERREI2: LXI
                      I.MSG113
FRINT
                                            FERRER MSG ON INPUT
           CALL
                     HIGH
           JMP
                                            CCNVERT FROM ASCII TO HEX
CCNT2:
           SUI
           RAL
                                            ; THIS MOVES THE LEX VALUE TO BIT ; PCSITIONS 4 TO 7 IN THE ACCUMULATOR
           RAL
           RAL
           RAL
                                            TEIS ZEROS THE LOWER 4 BITS IN THE ACCUMULATOR
                      efeb
           ANI
                                            DIGIT IS PLACED IN C REG
MESSAGE TO INPUT LOW BIGIT
                      C,A
I,MSG112
           MOV
LCW:
           LXI
           CALL
                      PRINT
                      CCNIN
                                            GET IOW DIGIT
           CALL
           CPI
                                            ; LCWER LIMIT CHECK ON INPUT
; CCRRECT INPUT - CONTINUE
           J٢
                      IRRLCW1
           JMP
                      CONTE
ERRICW1:
                                            ; EERCR ON INPUT
           LXI
                      I,MSG113
                      PRINT
LCW
           CALL
           JMP
          CPI
CONT3:
                      SAE
                      IRRLCW2
                                            :FIGE LIMIT CEECK ON INPUT
           JΡ
           JMF
                      CONTE
ERRIOW2:
           LXI
                      I.MSG113
                                            ; ERRCR ON INPUT
                     PRINT
           CALL
                      I CW
           JMP
                                            CCNVERT FROM ASCII TO EFX THIS ZEROS THE HIGH 4 BITS OF THE ACCUMULATOR
CCN14:
           SUI
                      2 F I.
                                            THIS JOINS TOGETEER THE HOL PAIR THE HOL PAIR IS MOVED TO REG B
           CEA
           MCV
           RET
CFLAY:
           MOV
                      E,A
                                 ; DELAY A TIMES 10MSIC.
LCCP1:
           LXI
                      I.1041
LOOP2:
           DCX
           MCV
                      A.I
           ORA
                      ICOP2
           JNZ
           DCR
                      IOOP1
           JNZ
           RET
           MESSAGES
```

CR.LF. GAS CAN CONTROL PROGRAM , CR.LF

MENU:

DE

DE CR,LF, 'Q= RESET SYSTEM '

DE CR, LF. '1 = REAL TIME CLOCK '

DP CR.LF. '2= POWER CONTROL '

DF CR.LF. '3 = INITIALIZE BUBBLE '

DE CR.LF, '4= WRITE BUEBLE DATA '

DB CR, LF, '5= REAL BUEFLE DATA

DE CR.LF. '6= MEMCRY BUFFER

DE CR.LF. '7 - A TO D CONVERTER '

DF CR, LF, '\$'

MSG1: DB CR.IF. 'EAD ENTRY, TRY AGAIN!', CR.IF. '\$'

; MSG2:	DB	CR, LF, 'SET REAL TIME CLOCK '. CR, LF
	DE	CR, LF, '@= CLEAR INTERRUPT '
	£1	CR, LF, '1= SET REAL TIME '
	DF	CR, LF, '2= SET INTERRUPT '
	D2	CR, LF, '3 = SET WAKEUP TIME '
;		CR.LF, '\$'
MSG3:	DE	CR.LF, 'SPARE ',CR.LF, '\$'
; MSG4:	DE	CR.IF, 'OP-COMFIETY ', CR, IF '\$'
; MSG5:	DE	CR, LF, 'OP-FAILED ', CR, LF, '\$'

DE CR.LF, 'SELECT UNIT TO TURN ON/CFF', CR.LF

```
IB CR.IF. 0 UNIT #1 CFF'
```

MSG7: DE CR,LF, 'SPURICUS INTERRUPT ',CF,LF, \$'

; MSG12: DE CR.IF. 'INPUT LAY OF MONTH = '.CR.IF.'5'

; MSG13: DE CR.LF, 'INPUT DAY OF WEEK = '.CR.LF.'\$'

; rSG14: LE CR.LF. 'INPUT ECUR CF DAY = ', CR.LF. '\$'

;								
MSG15:	DB	CR, LF,	'I NPUT	MINUTE	OF	HOUR	=	', CR, LF, '\$

;					
MSG16:	DΕ	CR.LF. SET	INTERRUPT	INTERVAL '.CR.LF.C	IR LF

r P	' Ø	=	Ø.1	SEC	, CR, L	F
-----	------------	---	-----	-----	---------	---

DE '4 = NO INTERRUPT', CR, LF

DF '\$

DE CR, LF, 'CR CR TO QUIT', CR, LF

IF	CR.IF	' ć '
11	UN LI	

; MSG62: DF CR.LF, 'RAM MEMORY TEST OPTION: 'CR LF

DE CR,LF.' '.CR,LF

LP CR.LF. 'Z = INITIALIZE BUFFER MEMORY , CR.LF

DE CR.IF. 1 = LOAD EUFFER MEMORY .CR.LF

DF CR.LF, '2 = DISPLAY EUFFER MEMCRY' CR.LF

DP CR.LF.'3 = RETURN TO SYSTEM', CR.LF

DE CR.IF.'\$'

; msg71: de cr.lf, 'select channel to read on tee', cr.lf

LB 'ANALCG-TO-DIGITAL CONVERTER:', CR, LF

DE CR, IF. 'Ø = CHANNEL Ø', CR, IF

DE '1 = CHANNEL 1', CR, LF

DF '2 = CHANNEI 2', CR, IF

DE '3 = CEANNEL 3', CR.LF

IF '4 = CHANNEL 4', CR, LF

DE '\$'

MSG72: DE CR.LF. FRROR CN INPUT - PLEASE SELECT A CR.LF

DB 'DIGIT FROM @ TO 4 CNLY'.CR.LF

DE '\$'

SG111: DE CR.LF, ENTER BIGE TIGIT CR Ø IF NOT , CR.LF

DE 'APPLICABLE', CR, 1F

```
TE '$'
MSG112: DE CR.LF, 'ENTER LOW DIGIT', CR LF

DE '$'
MSG113: DE CR,LF, 'PLEASE - ONLY ENTER DIGITS FROM Ø TO 9', CR,LF

TO THE CR.LF, 'PLEASE - ONLY ENTER DIGITS FROM Ø TO 9', CR,LF

TO THE CR.LF, 'PLEASE - ONLY ENTER DIGITS FROM Ø TO 9', CR,LF
```

END

```
.8080
         EQU
                                        PCLLEL MODE
PRTA@@
                    298B
                    Ø81H
                                         ;I/O PCRTS
PRTAØ1
          EQU
BYTCHT
          EQU
                    1024
                                        ; RAM BUFFER BICCK
ENTRY
          ABORT, WREUBL, REBUBL, INBUBL
EXTRN
          DFIAY. TABLE
          INITIALIZE TEE PARAMETRIC REGISTERS
          THIS WILL DESTROY TEF A ANI F/FS
INTPAR: PUSE
          PUSB
                    I
                    A,ØBF
          MVI
                                        ;AIDRESS IOADED INTO 7220 RAC;LCOF COUNTER INTIALIZED IO;READ TABLE VALUE
          CUI
                    PRTAC1
          MVI
                    I ,05E
LCAT:
          LDAX
                    PRTAZØ
                                        ; WRITE PARAMETRIC REG
          CUT
                                        ; INCREMENT B-C REGS ADDRESS IN RAM
; DECREMENT LOCP COUNTER
          INX
                    E
          DCR
                    ICAD
          JNZ
                                        JUMP TO LOAD IF NOT @
          POP
          PCP
          RESET 7220 FIFC DATA EUFFER
          TEIS WILL DESTROY A AND F/FS
FIFCRS: PUSH
                    I
          PUSE
                    E
          MVI
                                        ; LCAD CP-COMPLETE
; TIME CUT IS INTIALIZED
                    F,40H
                    D.ØFFFFH
          IXI
          MVI
                    A.1DF
          CUT
                                        ; WRITE FIFO RESET COMMAND
                    FRTAC1
                                        READ STATUS REG
TIST BUSY EIT=1
BUSYFR: IN
                    PRTAC1
          RLC
                                        ; IF PUSY=1.POIL STATUS REG
; DECREMENT TIME OUT LOOP
          JC
                    PCLIFR
          DCX
                    I
          XRA
                    A
          ORA
                                        ;TIST D-REG=00B
                                        ;TIST F-REG=00B
          CRA
                                        ; IF ACT & CONTINUE POLLING ; TIME OUT ERROR
          JNZ
                    BUSYFR
          JMP
                    RETFR
POLLFR: IN
                    PRTAC1
                                        FREAD STATUS
                                        TEST STATUS FOR OP-COMPLETE JUMP TO RETFR IF OP-COMPLETE
          XRA
          JΖ
                    RETER
          DCX
                                        ; DECREMENT TIME CUT LOOP
                    T
          XRA
                    A
                                        ;TIST L-RIG
          ORA
                    Ţ
          ORA
                                        ; TEST E-REG
```

```
JNZ
                        FCLLIR
                                                FIF NOT 2 CONTINUE POLLING
FETFF:
            PCP
                        E
            PCP
                        PRTAØ1
                                                FREAD STATUS
            IN
            RET
            WRITE TO BUBBLE MEMORY
            DESTROYS A, E, L, AND F/FS REGS
                                                ;SAVE RAM BUFFER ADDRESS;SAVE TABLE ALLRESS;INIT TIME OUT LOOP COUNTER
WRITE: PUSH
            PUSE
                        Ē,ØFFFFE
            LXI
            MVI
                        A . 13E
             OUT
                        PRTAØ1
                                                ; WRITE, WRITE BUBBLE MEM DATA CML; DECREMENT TIME OUT LOOP COUNTER
BUSYWR: DCX
            XRA
                                                ;TEST B REG=02H
;TEST C REG=00H
;IF c, TIME OUT ERROR JMP FINSEW
;RIAL STATUS REG
;TEST BUST BIT=1
;IF 0. CONT PCLLING BUSY BIT
            ORA
            ORA
                        FINSEW
            JΖ
            IK
                        PRTA01
            RIC
                        BUSYWR
            JNC
FOLLWR: IN
                                                ; READ STATUS REG
;TEST FIFO READY BIT=1
                        FRTAC1
            RRC
                                                ; IF FIFO READY = 1 JMP WFIFO; READ STATUS REG
:TIST BUST BIT=1
; IF Ø. ERROR, JMP FINSEW
; DEC TIME CUT LOOP COUNTYR
            JC
                        WFIFC
            I١
                        FRTA01
            RLC
            JNC
            DCX
                        F
            XRA
                        A
            CRA
                                                ; TIST B REG = 02h
                                                TIST C RIG = 00F; IF 0. TIME OUT FRACE JMP FINSEW
            ORA
            JΖ
                        FINSEW
                                                CONTINUE POLITING FIFO READY BIT
            JMF
                        FOLLER
;
WFIFO:
           LIAX
                                                FICAL RAM ADDRESS
                                                WHITE A REG IC 7220 FIFO DATA PUFFER INC TO NEXT ADDRESS IN RAM ; LIC EYTH COUNTER
            OUT
                       PRTACO
            INX
                        D
            DCX
                        H
            ARX
                        A
                                                ;TEST H REG = COH
;TEST L REG = COE
            ORA
                        Ë
            CRA
                        POLLWR
                                                ; IF BYTE CTR NOT Ø JMP POLLWR
            JNZ
FINSHW: PCP
            PCP
            RET
                                                FRETURN TO CALL
            READ EUBELF MEMORY
            WIIL DESTROY A, E, L, AND F/FS REGS
            PUSB
READ:
                       Ţ
                                                SAVE RAM BUFFER ADDRESS
                                               SAVE TABLE ALDRESS
INIT TIME OUT LOOP COUNTER
            PUSE
                       E
            LXI
                       P.ØFFFFB
```

A.12H

```
PRTAC1
           CUI
                                           SWRITE, READ FUBBLE MEM DATA CMD
BUSYRI: DCX
                                           ; DEC TIME OUT LOOP COUNTER
                     3
           XRA
           ORA
                                           ;TIST B REG= 00E
                                           TIFST C REG= 00H
           AEO
                                           ; IF Ø, TIME OUT ERROR. JMP FINSHR
; RIAD STATUS RIG
; TIST BUSY BIT= 1
           JZ
           IN
                     PRTAC1
           RLC
                                           ; IF Ø, CONT PCLLING BUSY PIT
; READ STATUS REG
; TEST FIFC REALY BIT = 1
                     BUSYRD
POLIRE: IN
                     PRTAC1
          RRC
                     RFIFO
                                           ; IF FIFO READY= 1, JMP RFIFO
           JC
                                           FRIAL STATUS REG
TIST BUSY BIT=1
           ΙN
                     PRTAZ1
           RLC
                                           ; IF Ø, ERROR, JMP FINSHR
; DEC TIME OUT LOOP COUNTER
           JNC
                     FINSER
           DCX
                     E
          XRA
                     Α
                                           ;TIST B RFG= 00h
;TIST C REG= 00H
           CRA
           ORA
           JΖ
                     FINSHR
                                           ; IF 0. TIME OUT ERROR. JMP FINSER
           JMP
                                           CCNT POLLING FIFC REALY BIT.
                     PCLLRI
FFIFC:
          IN
                     PRITAGO
                                           ; LCAD A REG W/ 1 BYTE FM FIFO DATA BUFFER
           STAX
                                           ;SICRE A REG IN REG D-E ADDRESS;INC D-E REG TO NEXT ALER IN RAM
          INX
                     Ē
                                           ; DIC BYTE COUNTER
          DCX
                     \mathbb{B}
          XRA
           ORA
                                           :TEST E REG = 00E
                                          ;TEST L REG = 20F
;IF BYTE CCUNTER NOT 0, JMP PCLLRD
;RESTORE B-C REGS
           CEA
                     FOLLRE
           JNZ
FINSER: POP
                     E
          PCP
                                           ; RISTCRE D-E REGS
           FIT
          AFCRI
          WILL DESTROYS A. AND FIFS REGS
          PUSE
                                           ; PUSH UNKNOWN VALUE OF D TO STACKL
ABORT:
                                          ;40H PLACED ON STACK
;INIT TIME OUT LCOP COUNTER
;LCAE OPERATION COMPLETE
;LCAD ABORT COMMAND
          FUSE
                     P
                     L.ØFFFFE
          LXI
                     2,408
          MVI
          MVI
                     A,199
          CUI
                     PRIAC1
                                           ; WRITE ABORT COMMAND
                                          REAL STATUS REG
PUSYA:
                     PSTAC1
          I٨
          RIC
                                          ; IF BUSY POLL STATUS REGISTER ; DIC TIME OUT COUNTER
          JC
                     PCLLA
          DCX
          XRA
          ORA
                                           ; TEST D REG = 00B
          OFA
                                           ;TIST E REG= 20H
                                           CFICK FOR BUSY IF TIME LEFT
          JNZ
                     EUSTA
                                           ;TIME OUT ERROR RETURN
          JMP
                     RETA
POLLA: IN
                     FRTA21
                                          FREAD STATUS REG
          XEA
                                          TIST FOR OP-COMPLETE
```

```
RETA
                                     FRETURN IF OF COMPLETE
         DCX
                                     ; DIC TIME OUT LOOP COUNTER
                  Γ
         XRA
                                     ;TEST D REG FOR Ø ;TEST E REG FOR Ø
         CRA
         CRA
         JNZ
POP
                   POLLA
                                     ; IF NCT Ø CONTINUE POLLING
RETA:
         PCP
         IN
                  PRTAC1
                                     :READ STATUS
         RET
         WRITE BURBLE MEMORY DATA
         WILL DESTROY A, AND F/FS REGS
                                     ; SAVE END TABLE ADDRESS
; SAVE BEGINNING TABLE ADDRESS
WRBUBI: PUSE
         PUSH
         MVI
                  E,40H
                                     ; LCAD B REG OF-COMPLETE
         CALL
                  FIFORS
                                     RESET FIFO
         ARX
                                     TEST FOR OP-COMPLETE
                  RETWR
         JNZ
                                     ; IF ERROR JMP RETWR
         PCP
         CALL
                  INTPAR
                                     ; LCAD PARAMETRIC REGS
                  H , PYTCNT
         IXI
                  WEITE
         CALL
         PUSE
         IXI
                  B.ØFFFFH
                                     ;INITIALIZE TIME OUT LOOP
LOOPWR: IN
                  PRTAC1
                                     FREAL STATUS
                                     ;TIST FOR BUSY=1; IF ZERO JMP RETWR
         RLC
         JAC
                  RETWR
         DCX
                  E
                                     ; DECREMENT TIME OUT LOOP
         XRA
                  ٨
                                     ;TEST H-REG FCR Ø;TEST L-REG FCR Ø
         CRA
         GRA
         JNZ
                  IOOPWR
                                     CONTINUE POLIING
RETUR:
         PCP
         PCP
         ΙN
                  PRTA@1
                                     ;READ STATUS
         RET
         READ BUBBIE MEMORY DATA
         WILL DESTROY A, AND F/FS REGS
EDBUBL: PUSE
                                     ;END TABLE ADDRESS
                                     ; BEGINNING TABLE ADDRESS
         FUSE
         MVI
                  P.40B
                                     ; LOAD OP-COMPLETE
         CALL
                  FIFORS
                                     ; RESET FIFO
; TEST FOR OP-COMPLETE
         XRA
         JNZ
                  RETRD
                                     ; IF NCT ZERC JMP RETRD
         PCF
         CALL
                  INTPAR
                                     ; LCAD PARAMETRIC REGS
         LXI
                  L. BYICNT
         CALL
                  READ
                                     ; RIAL BUBBLE LATA
         PUSH
         LXI
                  E.ØFFFFF
                                     ; INITIALIZE TIME OUT LOOP
```

```
LCCFRE: IN
                      PRTA21
                                            ; READ STATUS
                                            TEST FOR BUSY=1
           RIC
                                            ; IF ZERC, NOT EUSY, JMP RETRU
; DECREMENT TIME OUT LOCP
           JNC
                      RITED
           DCX
           XRA
           ORA
                      E
                                            ;TEST E REG=0;TIST L REG=0
           ORA
                      I
           JNZ
                      IOOPRD
                                            CONTINUE POLIING
RETAL:
           PCP
           PCP
           IN
                      PRTAC1
                                           ;RIAD STATUS
           RET
           INITIALIZE THE BUBBLE
           WILL DESTROY A, AND F/FS REGS
INPUBL: PUSE
                                            PUSE UNKNOWN VALUE
          PUSE
                     P
                                            ; AIDRESS OF TABLE PUSHED TO STACK
           MVI
                      F.40H
                                            ; IOAD OP-COMPLETE
                                           ; CALL AFORT CCMMAND
; TEST FOR OP-COMPLETE
           CALL
                      APCRT
           XRA
           JNZ
                      RETIA
                                           ; IF ZERC OP-CCMPLETE
           PCP
                                           ; PLACE ADDRESS OF PARAMETRIC REG IN 3
           CALL
                      INTPAR
                                           ;ICAD PARAMETRIC REGS
          PUSE
           MVI
                     P,42H
L,0FFFF
                                           ; LCAT CP-COMPLETE ; INITIALIZE TIME OUT LOOP
           LXI
           MVI
                      A,11E
          OUT
                     FRTAG1
                                           ; WEITE INITIALIZE COMMAND
BUSYIN: IN
                     PRTAC1
                                           FREAD STATUS
                                           LICREMENT TIME CUT LOOP
;IF BUSY=1 POIL FOR 40E
;DICREMENT TIME OUT LOOP
          RLC
           JC
                     PCLLIN
          DCX
           ARX
                                           ;TIST D REG FCR Ø
;TIST E REG FCR Ø
;IF NCT Ø CONTINUE POLLING
;TIME OUT ERRCR. RETURN
           ORA
           ORA
                     EUSYIN
           JNZ
           JMP
                     RETIN
                                           ; RIAL STATUS
; TEST FCR OP-COMPLETE
; IF OP-COMPLETE JMP RETIN
POLLIN: IN
                     PRIAZ1
          XRA
                     RETIN
           JΖ
          DCX
                                           FRECREMENT TIME CUT LOCP
                     Ι
          XRA
                     A
          ORA
                                           ;TEST D REG FCR 0;TEST E REG FCR 0
          ORA
          JNZ
                     POLLIN
                                           FIF NOT & CONTINUE POLITING
RETIN:
          PCP
                     P
                                           ;TABLE ADDRESS GOES TO B
                                           RESTORE D E REGS
READ STATUS REG
          POP
          ΙN
                     PRTA21
          RET
          ĽS
```

END

LIST OF REFERENCES

- 1. Snider, M., NSC888 Self-Contained NSC800 Evaluation System, M. S. Thesis, Naval Postgraduate School, Monterey, California, December 1984.
- 2. NASA, <u>Get Away Special (GAS) Small Self-Contained</u>
 Payloads Experimenter Handbook, Goddard Space Flight
 Center Special Payloads Division, July 1984.
- National Semiconductor Corporation, NSC800 High-Performance Low-Power Microprocessor Data Sheet, Santa Clara, California, pp. 1 - 27, July 1983.
- National Semiconductor Corporation, <u>NSC810A RAM-I/O-Timer</u>, Santa Clara, California, pp. 1 17, February 1984.
- 5. Intel Corporation, <u>BPK 72 Bubble Memory Prototype Kit User's Manual</u>, Santa Clara, California, pp. 1-1 8-12, June 1983.
- 6. National Semiconductor Corporation, <u>ADC0816 Single</u>
 <u>Chip Acquisition System</u>, Santa Clara, California, pp. 2-29 2-38, 1981.
- 7. Intersil Corporation, <u>IM6402 Universal Asynchronous</u>
 Receiver Transmitter (UART), Cupertino, California,
 pp. 2-3 2-10, 1983.
- 8. Intersil Corporation, IM6402 Universal Asynchronous Receiver Transmitter (UART), Cupertino, California, p. 2-8, 1983.
- 9. National Semiconductor Corporation, MM58167A Microprocessor Real Time Clock, Santa Clara, California, pp. 3-11 3-18.
- 10. National Semiconductor Corporation, MM58167A Microprocessor Real Time Clock, Santa Clara, California, p. 3-12.
- 11. Hitachi Corporation, HM6116_2048-Word_X_8-Bit_High Speed_Static_CMOS_RAM, pp. 66 69.
- 12. Intel Corporation, 2732A 32K (4K X 8) UV Erasable PROM, Santa Clara, California, pp. 4-12 4-18, 1982.
- 13. Intel Corporation, BPK 72 Bubble Memory Prototype Kit

- <u>User's Manual</u>, Santa Clara, California, p. 5-13, June 1983.
- 14. Intel Corporation, <u>BPK 72 Bubble Memory Prototype Kit User's Manual</u>, Santa Clara, California, pp. 5-1 5-36, June 1983.
- Dercole, T. and Frey, T., <u>Solid-State_Digital</u>
 <u>Recorder</u>, ECE-3800 Project, Naval Postgraduate School,
 Monterey, California, December 1984.
- 16. Intel Corporation, <u>BPK 72 Bubble Memory Prototype Kit User's Manual</u>, Santa Clara, California, p. 5-32, June 1983.
- 17. Intel Corporation, <u>BPK 72 Bubble Memory Prototype Kit User's Manual</u>, Santa Clara, California, p. 5-34, June 1983.

INITIAL DISTRIBUTION LIST

••	Defense Technical Information Center Cameron Station Alexandria, Virginia 22304-6145	-	-
2.	Library, Code 0142 Naval Postgraduate School Monterey, California 93943-5100	2	2
3.	Department Chairman, Code 62 Department of Electrical and Computer Engineering Naval Postgraduate School Munterey, California 93343	ű	
i.	Professor R. Panholzer, Code 62Pz Department of Electrical and Computer Engineering Naval Postgraduate School Monterey, California 93943		
5.	Professor C. H. Lee, Code 62Le Department of Electrical and Computer Engineering Naval Postgraduate School Monterey, California 93943	2	•
5.	Professor S. Garrett, Code 61Gx Department of Physics Naval Postgraduate School Monterey, Callfornia 93343		•
· .	Lieutenant Jay W. Wallin, USN 5616 Madeira Pi. N.E.		

END

FILMED

3-86

DTIC